JPH054755B2 - - Google Patents
Info
- Publication number
- JPH054755B2 JPH054755B2 JP63078613A JP7861388A JPH054755B2 JP H054755 B2 JPH054755 B2 JP H054755B2 JP 63078613 A JP63078613 A JP 63078613A JP 7861388 A JP7861388 A JP 7861388A JP H054755 B2 JPH054755 B2 JP H054755B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- port
- memories
- memory
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000015654 memory Effects 0.000 claims description 98
- 238000000034 method Methods 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63078613A JPH01251388A (ja) | 1988-03-30 | 1988-03-30 | マルチポートメモリ装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63078613A JPH01251388A (ja) | 1988-03-30 | 1988-03-30 | マルチポートメモリ装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH01251388A JPH01251388A (ja) | 1989-10-06 |
| JPH054755B2 true JPH054755B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1993-01-20 |
Family
ID=13666732
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP63078613A Granted JPH01251388A (ja) | 1988-03-30 | 1988-03-30 | マルチポートメモリ装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01251388A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
-
1988
- 1988-03-30 JP JP63078613A patent/JPH01251388A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH01251388A (ja) | 1989-10-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5239642A (en) | Data processor with shared control and drive circuitry for both breakpoint and content addressable storage devices | |
| EP0248906B1 (en) | Multi-port memory system | |
| KR920008430B1 (ko) | 처리 판독 메모리 장치 | |
| US5341500A (en) | Data processor with combined static and dynamic masking of operand for breakpoint operation | |
| JP2677454B2 (ja) | リアルタイム処理システム | |
| US5848258A (en) | Memory bank addressing scheme | |
| US6795901B1 (en) | Shared memory interface with conventional access and synchronization support | |
| JP2584755B2 (ja) | 大容量メモリおよび該大容量メモリを具備するマルチプロセツサシステム | |
| JPS59213084A (ja) | バッファ記憶装置のアクセス制御方式 | |
| US5357622A (en) | Apparatus for queing and storing data writes into valid word patterns | |
| JPH054754B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPH054755B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPS61256478A (ja) | 並列処理計算機 | |
| JPS62119661A (ja) | 共有メモリに対するアクセス管理方式 | |
| JP2647092B2 (ja) | マルチプロセツサシステム | |
| JP2943926B2 (ja) | エラー回復制御装置 | |
| JP2969825B2 (ja) | デュアルポートメモリ | |
| JPS6258349A (ja) | 複数ポ−トメモリ−装置 | |
| JP3436497B2 (ja) | メモリアクセス回路 | |
| JPH0563825B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPH0521262B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPS62229452A (ja) | 周辺モジユ−ルアクセス方式 | |
| JPS60563A (ja) | マルチプロセツサ装置 | |
| JPS63201810A (ja) | 情報処理システムの時刻方式 | |
| JPH0253161A (ja) | メモリアクセス方式 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |