JPH0546639B2 - - Google Patents

Info

Publication number
JPH0546639B2
JPH0546639B2 JP16611484A JP16611484A JPH0546639B2 JP H0546639 B2 JPH0546639 B2 JP H0546639B2 JP 16611484 A JP16611484 A JP 16611484A JP 16611484 A JP16611484 A JP 16611484A JP H0546639 B2 JPH0546639 B2 JP H0546639B2
Authority
JP
Japan
Prior art keywords
transistor
gate
output
circuit
power supply
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP16611484A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6145496A (ja
Inventor
Masanobu Yoshida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59166114A priority Critical patent/JPS6145496A/ja
Priority to US06/759,980 priority patent/US4782247A/en
Priority to EP85109709A priority patent/EP0171718B1/en
Priority to KR1019850005581A priority patent/KR900002910B1/ko
Priority to DE8585109709T priority patent/DE3585573D1/de
Publication of JPS6145496A publication Critical patent/JPS6145496A/ja
Publication of JPH0546639B2 publication Critical patent/JPH0546639B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Static Random-Access Memory (AREA)
  • Read Only Memory (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
JP59166114A 1984-08-08 1984-08-08 デコ−ダ回路 Granted JPS6145496A (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP59166114A JPS6145496A (ja) 1984-08-08 1984-08-08 デコ−ダ回路
US06/759,980 US4782247A (en) 1984-08-08 1985-07-29 Decoder circuit having a variable power supply
EP85109709A EP0171718B1 (en) 1984-08-08 1985-08-02 Decoder circuit in an ic memory chip
KR1019850005581A KR900002910B1 (ko) 1984-08-08 1985-08-02 Ic메모리 칩내의 디코더회로
DE8585109709T DE3585573D1 (de) 1984-08-08 1985-08-02 Dekodierschaltung in einem integrierten speicherchip.

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59166114A JPS6145496A (ja) 1984-08-08 1984-08-08 デコ−ダ回路

Publications (2)

Publication Number Publication Date
JPS6145496A JPS6145496A (ja) 1986-03-05
JPH0546639B2 true JPH0546639B2 (enrdf_load_stackoverflow) 1993-07-14

Family

ID=15825281

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59166114A Granted JPS6145496A (ja) 1984-08-08 1984-08-08 デコ−ダ回路

Country Status (1)

Country Link
JP (1) JPS6145496A (enrdf_load_stackoverflow)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2722536B2 (ja) * 1988-10-15 1998-03-04 ソニー株式会社 不揮発性メモリのアドレスデコーダ回路
JPH0821849B2 (ja) * 1988-10-25 1996-03-04 富士通株式会社 半導体記憶装置
JPH0793026B2 (ja) * 1989-09-20 1995-10-09 富士通株式会社 デコーダ回路
DE202006020464U1 (de) † 2006-11-16 2008-09-18 Rothe Erde Gmbh Rollenlager, insbesondere mittenfreies Großwälzlager
US8737137B1 (en) * 2013-01-22 2014-05-27 Freescale Semiconductor, Inc. Flash memory with bias voltage for word line/row driver

Also Published As

Publication number Publication date
JPS6145496A (ja) 1986-03-05

Similar Documents

Publication Publication Date Title
EP0090116B1 (en) Cmis semiconductor device with two power supplies
KR0155078B1 (ko) 강전계용의 mos 회로를 갖춘 반도체 회로
US6927999B2 (en) Integrated circuit memory devices and methods of programming the same in which the current drawn during a programming operation is independent of the data to be programmed
KR900002910B1 (ko) Ic메모리 칩내의 디코더회로
JP2994120B2 (ja) 半導体記憶装置
US6128230A (en) Semiconductor memory with PN junction potential reduction in a writing mode
KR20010006234A (ko) 플래시 메모리상에 1.8 및 3.0볼트 인터페이스를 자동 구성하는 구조
KR0179553B1 (ko) 로오 디코더 및 컬럼 디코더 회로
JP3743780B2 (ja) フラッシュメモリ装置のロ―デコ―ダ
JPH0546639B2 (enrdf_load_stackoverflow)
KR100385463B1 (ko) 반도체 메모리 장치의 워드라인 제어회로
US5691944A (en) Non-volatile semiconductor memory device
JPS6322396B2 (enrdf_load_stackoverflow)
JPS6260759B2 (enrdf_load_stackoverflow)
JPH04139695A (ja) 半導体記憶装置
KR100399975B1 (ko) 포지티브 챠지 펌핑 전압 스위칭 회로 및 그를 이용한플래쉬 메모리의 로우 디코더 회로
JPS6325438B2 (enrdf_load_stackoverflow)
JPH0311127B2 (enrdf_load_stackoverflow)
JPH03125397A (ja) 論理定義用メモリ
JP2549686B2 (ja) 半導体集積回路装置
KR19980060862A (ko) 로오 디코더 회로
KR100233271B1 (ko) 디코더 회로에서 전력 소비 감소 방법
JPH0560200B2 (enrdf_load_stackoverflow)
JPH04372793A (ja) メモリ回路
JP3841573B2 (ja) トランジスタ回路