JPH0535610B2 - - Google Patents
Info
- Publication number
- JPH0535610B2 JPH0535610B2 JP59078963A JP7896384A JPH0535610B2 JP H0535610 B2 JPH0535610 B2 JP H0535610B2 JP 59078963 A JP59078963 A JP 59078963A JP 7896384 A JP7896384 A JP 7896384A JP H0535610 B2 JPH0535610 B2 JP H0535610B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- logic
- input
- signal
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 7
- 230000005668 Josephson effect Effects 0.000 claims description 4
- 230000000694 effects Effects 0.000 claims description 4
- 230000000295 complement effect Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 7
- 238000000926 separation method Methods 0.000 description 7
- 238000002347 injection Methods 0.000 description 5
- 239000007924 injection Substances 0.000 description 5
- 230000003321 amplification Effects 0.000 description 1
- 230000001771 impaired effect Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
Classifications
- 
        - H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/195—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using superconductive devices
 
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Superconductor Devices And Manufacturing Methods Thereof (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP59078963A JPS60223221A (ja) | 1984-04-19 | 1984-04-19 | ジヨセフソン効果を用いたタイミング信号発生回路 | 
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP59078963A JPS60223221A (ja) | 1984-04-19 | 1984-04-19 | ジヨセフソン効果を用いたタイミング信号発生回路 | 
Publications (2)
| Publication Number | Publication Date | 
|---|---|
| JPS60223221A JPS60223221A (ja) | 1985-11-07 | 
| JPH0535610B2 true JPH0535610B2 (OSRAM) | 1993-05-27 | 
Family
ID=13676546
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date | 
|---|---|---|---|
| JP59078963A Granted JPS60223221A (ja) | 1984-04-19 | 1984-04-19 | ジヨセフソン効果を用いたタイミング信号発生回路 | 
Country Status (1)
| Country | Link | 
|---|---|
| JP (1) | JPS60223221A (OSRAM) | 
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| US5233242A (en) * | 1991-08-14 | 1993-08-03 | Westinghouse Electric Corp. | Superconducting push-pull flux quantum gate array cells | 
- 
        1984
        - 1984-04-19 JP JP59078963A patent/JPS60223221A/ja active Granted
 
Also Published As
| Publication number | Publication date | 
|---|---|
| JPS60223221A (ja) | 1985-11-07 | 
Similar Documents
| Publication | Publication Date | Title | 
|---|---|---|
| US4831285A (en) | Self precharging static programmable logic array | |
| US5656948A (en) | Null convention threshold gate | |
| US3553446A (en) | Carry determination logic | |
| US4504924A (en) | Carry lookahead logical mechanism using affirmatively referenced transfer gates | |
| US5532625A (en) | Wave propagation logic | |
| JPS6359171B2 (OSRAM) | ||
| JPH0715303A (ja) | 論理信号の状態遷移を検出する回路 | |
| US4749886A (en) | Reduced parallel EXCLUSIVE or and EXCLUSIVE NOR gate | |
| JPH0572133B2 (OSRAM) | ||
| US6052008A (en) | Generation of true and complement signals in dynamic circuits | |
| US6900658B1 (en) | Null convention threshold gate | |
| JPS6159014B2 (OSRAM) | ||
| JP3100113B2 (ja) | ノイズ減衰出力バッファ | |
| JPH0535610B2 (OSRAM) | ||
| JPH03222518A (ja) | 集積回路装置 | |
| JPH04219853A (ja) | 書込み応答回路 | |
| JPH0430767B2 (OSRAM) | ||
| JPH0215898B2 (OSRAM) | ||
| JPH11163718A (ja) | 論理ゲート | |
| US5675774A (en) | Circuit element on a single ended interconnection for generating a logical output finish/clock signal when detecting a state change to logical "1 or 0". | |
| JPH0611103B2 (ja) | 出力回路 | |
| JPS63142717A (ja) | マルチプレクサ回路 | |
| JPH0154886B2 (OSRAM) | ||
| JPH01212018A (ja) | パルスノイズ除去回路 | |
| JPH0378008B2 (OSRAM) |