JPH0533413B2 - - Google Patents
Info
- Publication number
- JPH0533413B2 JPH0533413B2 JP61304716A JP30471686A JPH0533413B2 JP H0533413 B2 JPH0533413 B2 JP H0533413B2 JP 61304716 A JP61304716 A JP 61304716A JP 30471686 A JP30471686 A JP 30471686A JP H0533413 B2 JPH0533413 B2 JP H0533413B2
- Authority
- JP
- Japan
- Prior art keywords
- information
- address
- memory
- register
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61304716A JPS63155215A (ja) | 1986-12-18 | 1986-12-18 | 情報処理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61304716A JPS63155215A (ja) | 1986-12-18 | 1986-12-18 | 情報処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63155215A JPS63155215A (ja) | 1988-06-28 |
| JPH0533413B2 true JPH0533413B2 (cs) | 1993-05-19 |
Family
ID=17936350
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61304716A Granted JPS63155215A (ja) | 1986-12-18 | 1986-12-18 | 情報処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63155215A (cs) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02150936A (ja) * | 1988-12-01 | 1990-06-11 | Pfu Ltd | 拡張メモリアクセス方式 |
-
1986
- 1986-12-18 JP JP61304716A patent/JPS63155215A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63155215A (ja) | 1988-06-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3030342B2 (ja) | カード | |
| US3940743A (en) | Interconnecting unit for independently operable data processing systems | |
| EP0189638B1 (en) | Bus width adapter | |
| US5590287A (en) | Configurable interface for routing data between mismatched devices | |
| US4935868A (en) | Multiple port bus interface controller with slave bus | |
| KR900004006B1 (ko) | 마이크로 프로세서 시스템 | |
| US6216191B1 (en) | Field programmable gate array having a dedicated processor interface | |
| JPH04227557A (ja) | 情報処理装置 | |
| JPS618785A (ja) | 記憶装置アクセス制御方式 | |
| JPS58501294A (ja) | 記憶装置直接アクセス装置のための拡張アドレシング装置及び方法 | |
| JPS62245461A (ja) | ボ−ドスロツト番号の割当方法 | |
| KR900002438B1 (ko) | 프로세서간 결합방식 | |
| JPH0533413B2 (cs) | ||
| JPH0562380B2 (cs) | ||
| JPH0353363A (ja) | バスアーキテクチャ変換回路 | |
| JP3635996B2 (ja) | 情報処理システム | |
| KR970059914A (ko) | 플래시 메모리 시스템 | |
| JP2001125786A (ja) | データ処理装置及びデータ処理システム | |
| JPS61166647A (ja) | マイクロプロセツサ装置およびアドレス可能なメモリから情報を読出すためのアクセス方法 | |
| JPH0227696B2 (ja) | Johoshorisochi | |
| JP2741514B2 (ja) | マルチcpuシステム | |
| JPH0431945A (ja) | 計算機システムにおける入出力制御方式 | |
| JPS603049A (ja) | バスインタ−フエ−ス装置 | |
| JPS62276663A (ja) | プログラム転送方法 | |
| JP2552287B2 (ja) | システムバス方式 |