JPH0531826B2 - - Google Patents
Info
- Publication number
- JPH0531826B2 JPH0531826B2 JP24582286A JP24582286A JPH0531826B2 JP H0531826 B2 JPH0531826 B2 JP H0531826B2 JP 24582286 A JP24582286 A JP 24582286A JP 24582286 A JP24582286 A JP 24582286A JP H0531826 B2 JPH0531826 B2 JP H0531826B2
- Authority
- JP
- Japan
- Prior art keywords
- wiring board
- wiring
- insulating
- board
- adhesive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/144—Stacked arrangements of planar printed circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Combinations Of Printed Boards (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61245822A JPS6399558A (ja) | 1986-10-15 | 1986-10-15 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61245822A JPS6399558A (ja) | 1986-10-15 | 1986-10-15 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6399558A JPS6399558A (ja) | 1988-04-30 |
| JPH0531826B2 true JPH0531826B2 (https=) | 1993-05-13 |
Family
ID=17139367
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61245822A Granted JPS6399558A (ja) | 1986-10-15 | 1986-10-15 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6399558A (https=) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5793116A (en) * | 1996-05-29 | 1998-08-11 | Mcnc | Microelectronic packaging using arched solder columns |
| US6147411A (en) * | 1998-03-31 | 2000-11-14 | Micron Technology, Inc. | Vertical surface mount package utilizing a back-to-back semiconductor device module |
| US6418033B1 (en) | 2000-11-16 | 2002-07-09 | Unitive Electronics, Inc. | Microelectronic packages in which second microelectronic substrates are oriented relative to first microelectronic substrates at acute angles |
| AU2003256360A1 (en) | 2002-06-25 | 2004-01-06 | Unitive International Limited | Methods of forming electronic structures including conductive shunt layers and related structures |
| JP6382888B2 (ja) * | 2016-06-09 | 2018-08-29 | Nissha株式会社 | 電極パターン一体化成形品及びその製造方法 |
-
1986
- 1986-10-15 JP JP61245822A patent/JPS6399558A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6399558A (ja) | 1988-04-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4505983B2 (ja) | 半導体装置 | |
| US6025648A (en) | Shock resistant semiconductor device and method for producing same | |
| US6815254B2 (en) | Semiconductor package with multiple sides having package contacts | |
| US8525322B1 (en) | Semiconductor package having a plurality of input/output members | |
| KR100750764B1 (ko) | 반도체 장치 | |
| US8409930B2 (en) | Semiconductor device manufacturing method | |
| JP5568205B2 (ja) | インタポーザ、インタポーザパッケージ、及びそれらを使用したデバイス組立体 | |
| KR101009121B1 (ko) | 삽입 기판에 접속하기 위한 중간 접촉자를 갖는마이크로일렉트로닉 장치, 및 중간 접촉자를 갖는마이크로일렉트로닉 장치를 패키징하는 방법 | |
| US20020096785A1 (en) | Semiconductor device having stacked multi chip module structure | |
| US20020027275A1 (en) | Semiconductor device | |
| KR102781967B1 (ko) | 캐패시터 와이어 및 이를 포함하는 전자장치 | |
| JPH0531826B2 (https=) | ||
| US8872318B2 (en) | Through interposer wire bond using low CTE interposer with coarse slot apertures | |
| JPH0567070B2 (https=) | ||
| US6198161B1 (en) | Semiconductor device | |
| KR101123797B1 (ko) | 적층 반도체 패키지 | |
| KR20030054066A (ko) | 적층 패키지 및 그 제조 방법 | |
| CN113161319B (zh) | 半导体结构及其制作方法 | |
| KR101179514B1 (ko) | 적층 반도체 패키지 및 그의 제조 방법 | |
| KR20110001182A (ko) | 반도체 패키지의 제조방법 | |
| JPH0531827B2 (https=) | ||
| JPH0533829B2 (https=) | ||
| CN120184123A (zh) | 利用接合引线作为互联的半导体封装件 | |
| KR950006129Y1 (ko) | 반도체 조립장치 | |
| KR20160051310A (ko) | 센서 패키지 및 그 제조 방법 |