JPH0528537B2 - - Google Patents

Info

Publication number
JPH0528537B2
JPH0528537B2 JP59219124A JP21912484A JPH0528537B2 JP H0528537 B2 JPH0528537 B2 JP H0528537B2 JP 59219124 A JP59219124 A JP 59219124A JP 21912484 A JP21912484 A JP 21912484A JP H0528537 B2 JPH0528537 B2 JP H0528537B2
Authority
JP
Japan
Prior art keywords
signal
address
read
circuit
write
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59219124A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6196846A (ja
Inventor
Hisashi Naito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP59219124A priority Critical patent/JPS6196846A/ja
Publication of JPS6196846A publication Critical patent/JPS6196846A/ja
Publication of JPH0528537B2 publication Critical patent/JPH0528537B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0626—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Communication Control (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Time-Division Multiplex Systems (AREA)
JP59219124A 1984-10-17 1984-10-17 プレジオクロナススリツプ制御回路 Granted JPS6196846A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59219124A JPS6196846A (ja) 1984-10-17 1984-10-17 プレジオクロナススリツプ制御回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59219124A JPS6196846A (ja) 1984-10-17 1984-10-17 プレジオクロナススリツプ制御回路

Publications (2)

Publication Number Publication Date
JPS6196846A JPS6196846A (ja) 1986-05-15
JPH0528537B2 true JPH0528537B2 (cs) 1993-04-26

Family

ID=16730612

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59219124A Granted JPS6196846A (ja) 1984-10-17 1984-10-17 プレジオクロナススリツプ制御回路

Country Status (1)

Country Link
JP (1) JPS6196846A (cs)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0666766B2 (ja) * 1985-10-11 1994-08-24 日本電気株式会社 フレ−ムアライナ回路
JP5240513B2 (ja) 2008-09-11 2013-07-17 ソニー株式会社 情報処理装置および方法

Also Published As

Publication number Publication date
JPS6196846A (ja) 1986-05-15

Similar Documents

Publication Publication Date Title
US4851710A (en) Metastable prevent circuit
US5146477A (en) Jitter control in digital communication links
US5263057A (en) Method of reducing waiting time jitter
US3939438A (en) Phase locked oscillator
US4054747A (en) Data buffer
US4392234A (en) PCM Signal interface apparatus
US4247936A (en) Digital communications system with automatic frame synchronization and detector circuitry
US4385383A (en) Error rate detector
US5802122A (en) Transmission system comprising a matching circuit
JPH0528537B2 (cs)
EP0308450B1 (en) Jitter control in digital communications links
US4230911A (en) Carrier terminal unit
US5469476A (en) Circuit and method for filtering voltage spikes
EP0453110B1 (en) Synchronisation of digital audio signals
EP0396669B1 (en) Method and apparatus for detecting impending overflow and/or underrun of elasticity buffer
KR100433079B1 (ko) 입력 데이터 처리 회로
JPH0528538B2 (cs)
US5444658A (en) Elastic store memory circuit
US5148450A (en) Digital phase-locked loop
JPS639413B2 (cs)
JP2621897B2 (ja) 非同期データ伝送用送信バッファ回路
JP2748875B2 (ja) クロック抽出回路
KR940011488B1 (ko) 동기 신호 인출용 장치
KR900005144B1 (ko) 전송 및 수신 클럭 위상차를 이용한 슬립 방지회로
JP3241663B2 (ja) クロック乗替回路