JPH0523450B2 - - Google Patents
Info
- Publication number
- JPH0523450B2 JPH0523450B2 JP60195528A JP19552885A JPH0523450B2 JP H0523450 B2 JPH0523450 B2 JP H0523450B2 JP 60195528 A JP60195528 A JP 60195528A JP 19552885 A JP19552885 A JP 19552885A JP H0523450 B2 JPH0523450 B2 JP H0523450B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- output
- circuit
- gate
- outputs
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000002093 peripheral effect Effects 0.000 claims description 44
- 239000000872 buffer Substances 0.000 description 18
- 238000010586 diagram Methods 0.000 description 10
- 230000004048 modification Effects 0.000 description 5
- 238000012986 modification Methods 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 101000849579 Arabidopsis thaliana 30S ribosomal protein S13, chloroplastic Proteins 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Landscapes
- Bus Control (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60195528A JPS6255750A (ja) | 1985-09-04 | 1985-09-04 | インタフエ−ス回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60195528A JPS6255750A (ja) | 1985-09-04 | 1985-09-04 | インタフエ−ス回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6255750A JPS6255750A (ja) | 1987-03-11 |
| JPH0523450B2 true JPH0523450B2 (cs) | 1993-04-02 |
Family
ID=16342587
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60195528A Granted JPS6255750A (ja) | 1985-09-04 | 1985-09-04 | インタフエ−ス回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6255750A (cs) |
-
1985
- 1985-09-04 JP JP60195528A patent/JPS6255750A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6255750A (ja) | 1987-03-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5079693A (en) | Bidirectional FIFO buffer having reread and rewrite means | |
| JP2916045B2 (ja) | Ｆｉｆｏモジュール | |
| JPS6389961A (ja) | セマフォ回路 | |
| JPH0342732A (ja) | 半導体集積回路 | |
| EP0057096A2 (en) | Information processing unit | |
| JPH0523450B2 (cs) | ||
| JPH057738B2 (cs) | ||
| EP0439189A1 (en) | Device for testing multi-port memory circuits | |
| JPH0827725B2 (ja) | レジスタ回路 | |
| US5396611A (en) | Microprocessor use in in-circuit emulator having function of discriminating user's space and in-circuit emulator space | |
| JPH0521259B2 (cs) | ||
| US6292861B1 (en) | Processor having interface with bus arbitration circuit | |
| JP2730342B2 (ja) | 割り込み制御回路 | |
| US4747106A (en) | Parity checker circuit | |
| JPH04248609A (ja) | 情報処理装置、情報処理装置に接続される付属装置、及び、情報処理装置と付属装置とを含む情報処理システム | |
| KR890003236Y1 (ko) | 데이터 변환값의 라이트 및 리이드 회로 | |
| JPH0448488A (ja) | 先入れ先出しメモリ回路 | |
| KR930003994B1 (ko) | 데이터 인터페이스회로 | |
| JPS63255758A (ja) | 複数のプロセツサによるコンピユ−タシステム | |
| KR100432242B1 (ko) | 병렬 입출력 장치의 인터럽트 발생 장치 | |
| JP3254781B2 (ja) | 半導体装置 | |
| JP2595707B2 (ja) | メモリ装置 | |
| JPS6223248A (ja) | デ−タ伝送装置 | |
| JPS61220044A (ja) | メモリバンク切換回路 | |
| JPH0380354A (ja) | パラレルインターフェース |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |