JPH0521259B2 - - Google Patents
Info
- Publication number
- JPH0521259B2 JPH0521259B2 JP60195529A JP19552985A JPH0521259B2 JP H0521259 B2 JPH0521259 B2 JP H0521259B2 JP 60195529 A JP60195529 A JP 60195529A JP 19552985 A JP19552985 A JP 19552985A JP H0521259 B2 JPH0521259 B2 JP H0521259B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- output
- control signal
- signal
- holding means
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
- Y02E60/10—Energy storage using batteries
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60195529A JPS6255751A (ja) | 1985-09-04 | 1985-09-04 | インタフエ−ス回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60195529A JPS6255751A (ja) | 1985-09-04 | 1985-09-04 | インタフエ−ス回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6255751A JPS6255751A (ja) | 1987-03-11 |
| JPH0521259B2 true JPH0521259B2 (cs) | 1993-03-23 |
Family
ID=16342602
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60195529A Granted JPS6255751A (ja) | 1985-09-04 | 1985-09-04 | インタフエ−ス回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6255751A (cs) |
-
1985
- 1985-09-04 JP JP60195529A patent/JPS6255751A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6255751A (ja) | 1987-03-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5079693A (en) | Bidirectional FIFO buffer having reread and rewrite means | |
| JP2916045B2 (ja) | Fifoモジュール | |
| US9166625B2 (en) | Circuits, integrated circuits, and methods for interleaved parity computation | |
| JP2661222B2 (ja) | パルス出力装置 | |
| JPS6389961A (ja) | セマフォ回路 | |
| US5265243A (en) | Processor interface controller for interfacing peripheral devices to a processor | |
| JPH0521259B2 (cs) | ||
| US5617433A (en) | Serial data transfer apparatus | |
| US6292861B1 (en) | Processor having interface with bus arbitration circuit | |
| JPH0523450B2 (cs) | ||
| JPH05189296A (ja) | 単一のビットメモリに対する同時書き込みアクセス装置 | |
| JP2628311B2 (ja) | マイクロコンピュータ | |
| JPH02156177A (ja) | 半導体集積回路装置 | |
| JPS6020261A (ja) | マイクロプロセツサの出力ポ−ト | |
| JP3254781B2 (ja) | 半導体装置 | |
| JPS6246017B2 (cs) | ||
| JPH0375908B2 (cs) | ||
| JPS6095675A (ja) | デ−タ伝送方式 | |
| JPH04332060A (ja) | データ演算装置 | |
| JPS59188753A (ja) | パリテイ生成方法 | |
| JPS63155215A (ja) | 情報処理装置 | |
| GB2230121A (en) | A processor/peripheral interface controller | |
| JPH0691555B2 (ja) | シリアルデ−タの送受信装置 | |
| JPH0281246A (ja) | シリアル・インターフェース | |
| JPH08221282A (ja) | パリティ生成・チエック回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |