JPH0514450B2 - - Google Patents

Info

Publication number
JPH0514450B2
JPH0514450B2 JP57074757A JP7475782A JPH0514450B2 JP H0514450 B2 JPH0514450 B2 JP H0514450B2 JP 57074757 A JP57074757 A JP 57074757A JP 7475782 A JP7475782 A JP 7475782A JP H0514450 B2 JPH0514450 B2 JP H0514450B2
Authority
JP
Japan
Prior art keywords
logic
precharge
gate
node
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57074757A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58191530A (ja
Inventor
Takayasu Sakurai
Tetsuya Iizuka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP57074757A priority Critical patent/JPS58191530A/ja
Publication of JPS58191530A publication Critical patent/JPS58191530A/ja
Publication of JPH0514450B2 publication Critical patent/JPH0514450B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H03K19/0963—Synchronous circuits, i.e. using clock signals using transistors of complementary type

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
JP57074757A 1982-05-04 1982-05-04 論理回路 Granted JPS58191530A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57074757A JPS58191530A (ja) 1982-05-04 1982-05-04 論理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57074757A JPS58191530A (ja) 1982-05-04 1982-05-04 論理回路

Publications (2)

Publication Number Publication Date
JPS58191530A JPS58191530A (ja) 1983-11-08
JPH0514450B2 true JPH0514450B2 (enrdf_load_stackoverflow) 1993-02-25

Family

ID=13556458

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57074757A Granted JPS58191530A (ja) 1982-05-04 1982-05-04 論理回路

Country Status (1)

Country Link
JP (1) JPS58191530A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104052341A (zh) * 2013-03-13 2014-09-17 发那科株式会社 生成预加载转矩值的电动机控制装置

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4841174A (en) * 1985-10-21 1989-06-20 Western Digital Corporation CMOS circuit with racefree single clock dynamic logic
JPS6425625A (en) * 1987-07-22 1989-01-27 Hitachi Ltd Multistage logic circuit

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5317022B2 (enrdf_load_stackoverflow) * 1972-05-29 1978-06-05

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104052341A (zh) * 2013-03-13 2014-09-17 发那科株式会社 生成预加载转矩值的电动机控制装置

Also Published As

Publication number Publication date
JPS58191530A (ja) 1983-11-08

Similar Documents

Publication Publication Date Title
JP4417552B2 (ja) パルス入力用の高速レシオ形ｃｍｏｓ論理構造
US4797580A (en) Current-mirror-biased pre-charged logic circuit
US4574203A (en) Clock generating circuit providing a boosted clock signal
KR100363142B1 (ko) 3상태논리게이트회로를갖는반도체집적회로
JPH0585090B2 (enrdf_load_stackoverflow)
JP2982196B2 (ja) 異電源インターフェース回路
JPH07106946A (ja) レベルシフタ
JPS62203416A (ja) 特にマイクロプロセツサの周辺装置用の、ｍｏｓ技術の論理回路のためのパワ−オンリセツテイング回路
JPH0427731B2 (enrdf_load_stackoverflow)
JPH0338873A (ja) 集積回路
JPH05276016A (ja) ランダム論理適用のための動的レイショレス・サーキットリー
US6107835A (en) Method and apparatus for a logic circuit with constant power consumption
EP0259861B1 (en) Buffer circuit operable with reduced power consumption
JPH0738279B2 (ja) Ｃｍｏｓデ−タレジスタ
US4504745A (en) Clocked tri-state driver circuit
US5831458A (en) Output circuit having BiNMOS inverters
US5894227A (en) Level restoration circuit for pass logic devices
JPH0514450B2 (enrdf_load_stackoverflow)
KR100311973B1 (ko) 로직 인터페이스 회로 및 이를 이용한 반도체 메모리 장치
KR0142985B1 (ko) 동상신호 출력회로, 역상신호 출력회로 및 2상신호 출력회로
JP3402947B2 (ja) アドレスデコーダ
JPH05189970A (ja) 昇圧回路
JPH0220019B2 (enrdf_load_stackoverflow)
JPS60136095A (ja) 半導体メモリ
JPS61198813A (ja) クロツクジエネレ−タ回路