JPH0486941U - - Google Patents
Info
- Publication number
- JPH0486941U JPH0486941U JP12836290U JP12836290U JPH0486941U JP H0486941 U JPH0486941 U JP H0486941U JP 12836290 U JP12836290 U JP 12836290U JP 12836290 U JP12836290 U JP 12836290U JP H0486941 U JPH0486941 U JP H0486941U
- Authority
- JP
- Japan
- Prior art keywords
- output
- memory
- registered
- circuit
- computer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 5
Landscapes
- Debugging And Monitoring (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12836290U JPH0486941U (en:Method) | 1990-11-30 | 1990-11-30 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12836290U JPH0486941U (en:Method) | 1990-11-30 | 1990-11-30 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0486941U true JPH0486941U (en:Method) | 1992-07-28 |
Family
ID=31875825
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12836290U Pending JPH0486941U (en:Method) | 1990-11-30 | 1990-11-30 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0486941U (en:Method) |
-
1990
- 1990-11-30 JP JP12836290U patent/JPH0486941U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2000076133A5 (en:Method) | ||
| JP2504137B2 (ja) | メモリ書き込みプロテクト回路 | |
| US4344130A (en) | Apparatus to execute DMA transfer between computing devices using a block move instruction | |
| JPH01124031A (ja) | マイクロ・コンピュータ | |
| JPH0486941U (en:Method) | ||
| JPH0486943U (en:Method) | ||
| JPH0482731U (en:Method) | ||
| JPH0482730U (en:Method) | ||
| JPH0486942U (en:Method) | ||
| KR970066899A (ko) | 데이터 프로세서, 데이터 처리 시스템, 및 데이터 프로세서를 이용한 외부장치로의 액세스 방법 | |
| JPS6074059A (ja) | 記憶装置アクセス制御方式 | |
| JPH0259495B2 (en:Method) | ||
| JPS5833584B2 (ja) | 情報処理装置 | |
| JPH07248927A (ja) | 入出力エミュレーション回路およびデータチェック回路 | |
| JPH0270249U (en:Method) | ||
| JPH04297938A (ja) | メモリ保護回路 | |
| JPS629926B2 (en:Method) | ||
| JPS6224347A (ja) | バス制御装置 | |
| JPS61189356U (en:Method) | ||
| JPH01121967A (ja) | Ｐｒｏｍ内蔵マイクロプロセッサ | |
| JPH04184548A (ja) | メモリ拡張方式 | |
| JPH026344U (en:Method) | ||
| JPS58146083A (ja) | デ−タ記憶装置 | |
| JPS59161600U (ja) | メモリへの不正書込み防止回路 | |
| JPH0436649U (en:Method) |