JPH0481867B2 - - Google Patents
Info
- Publication number
- JPH0481867B2 JPH0481867B2 JP58166633A JP16663383A JPH0481867B2 JP H0481867 B2 JPH0481867 B2 JP H0481867B2 JP 58166633 A JP58166633 A JP 58166633A JP 16663383 A JP16663383 A JP 16663383A JP H0481867 B2 JPH0481867 B2 JP H0481867B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- cmos integrated
- leakage current
- integrated circuit
- bias voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
- H10D84/85—Complementary IGFETs, e.g. CMOS
- H10D84/854—Complementary IGFETs, e.g. CMOS comprising arrangements for preventing bipolar actions between the different IGFET regions, e.g. arrangements for latchup prevention
Landscapes
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58166633A JPS6058658A (ja) | 1983-09-12 | 1983-09-12 | Cmos集積回路の検査方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58166633A JPS6058658A (ja) | 1983-09-12 | 1983-09-12 | Cmos集積回路の検査方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6058658A JPS6058658A (ja) | 1985-04-04 |
JPH0481867B2 true JPH0481867B2 (enrdf_load_stackoverflow) | 1992-12-25 |
Family
ID=15834896
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58166633A Granted JPS6058658A (ja) | 1983-09-12 | 1983-09-12 | Cmos集積回路の検査方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6058658A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4720670A (en) * | 1986-12-23 | 1988-01-19 | International Business Machines Corporation | On chip performance predictor circuit |
US5343454A (en) * | 1991-11-22 | 1994-08-30 | Matsushita Electric Industrial Co., Ltd. | Tracking control apparatus for correcting tracking error signal according to approximate equation of a function of track address |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5691531A (en) * | 1979-12-26 | 1981-07-24 | Toshiba Corp | Controller for gate threshold value |
JPS56137667A (en) * | 1980-03-29 | 1981-10-27 | Toshiba Corp | Self substrate bias circuit |
JPS57121269A (en) * | 1981-01-20 | 1982-07-28 | Toshiba Corp | Substrate bias generating circuit |
JPS57186351A (en) * | 1981-05-12 | 1982-11-16 | Fujitsu Ltd | Semiconductor device |
-
1983
- 1983-09-12 JP JP58166633A patent/JPS6058658A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6058658A (ja) | 1985-04-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6426641B1 (en) | Single pin performance screen ring oscillator with frequency division | |
US7103861B2 (en) | Test structure for automatic dynamic negative-bias temperature instability testing | |
US7519486B2 (en) | Method and apparatus to test the power-on-reset trip point of an integrated circuit | |
KR940004408B1 (ko) | 반도체 메모리 장치의 자동 스트레스 모드 테스트장치 | |
JPH07240678A (ja) | 半導体集積回路 | |
US6023186A (en) | CMOS integrated circuit device and inspection method thereof | |
JPH0481867B2 (enrdf_load_stackoverflow) | ||
JPH0318346B2 (enrdf_load_stackoverflow) | ||
US7167042B2 (en) | Semiconductor device having logic circuit and macro circuit | |
Islam et al. | Reconfigurable delay cell for area-efficient implementation of on-chip MOSFET monitor schemes | |
JPH07235608A (ja) | 半導体集積回路装置 | |
KR100649827B1 (ko) | 입력 보호회로 | |
JP3190169B2 (ja) | 半導体集積回路 | |
Champac et al. | IDDQ testing of single floating gate defects using a two-pattern vector | |
KR100256124B1 (ko) | 파워-업 회로 | |
CN119959814A (zh) | 环形振荡器的测试电路 | |
JPH11126813A (ja) | Cmos集積回路装置及びその検査方法 | |
JP3644168B2 (ja) | 半導体集積回路 | |
JP2692555B2 (ja) | 自己過電流保護回路 | |
JP2004125683A (ja) | 半導体集積回路 | |
JPH0582652A (ja) | 半導体集積回路装置 | |
KR0179911B1 (ko) | 반도체 메모리의 3상태 로직회로 | |
JPH0770572B2 (ja) | 信号試験回路 | |
JPH02192218A (ja) | Cmos型集積回路 | |
JPH03107213A (ja) | 入力回路 |