JPH0480534B2 - - Google Patents
Info
- Publication number
- JPH0480534B2 JPH0480534B2 JP58047949A JP4794983A JPH0480534B2 JP H0480534 B2 JPH0480534 B2 JP H0480534B2 JP 58047949 A JP58047949 A JP 58047949A JP 4794983 A JP4794983 A JP 4794983A JP H0480534 B2 JPH0480534 B2 JP H0480534B2
- Authority
- JP
- Japan
- Prior art keywords
- power supply
- wiring
- power
- lsi
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H10W72/00—
-
- H10W72/90—
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Wire Bonding (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58047949A JPS59175148A (ja) | 1983-03-24 | 1983-03-24 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58047949A JPS59175148A (ja) | 1983-03-24 | 1983-03-24 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59175148A JPS59175148A (ja) | 1984-10-03 |
| JPH0480534B2 true JPH0480534B2 (enExample) | 1992-12-18 |
Family
ID=12789609
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58047949A Granted JPS59175148A (ja) | 1983-03-24 | 1983-03-24 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59175148A (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5165086A (en) * | 1985-02-20 | 1992-11-17 | Hitachi, Ltd. | Microprocessor chip using two-level metal lines technology |
| KR100201980B1 (ko) * | 1990-05-14 | 1999-06-15 | 스즈키 진이치로 | 반도체집적회로 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5420680A (en) * | 1977-07-18 | 1979-02-16 | Hitachi Ltd | Large scale integrated circuit |
-
1983
- 1983-03-24 JP JP58047949A patent/JPS59175148A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59175148A (ja) | 1984-10-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4021838A (en) | Semiconductor integrated circuit devices | |
| US5903050A (en) | Semiconductor package having capacitive extension spokes and method for making the same | |
| US5119169A (en) | Semiconductor integrated circuit device | |
| CA1243423A (en) | Logic-circuit layout for large-scale integrated circuits | |
| JPH0282552A (ja) | 半導体集積回路 | |
| CN204720445U (zh) | 半导体器件和io单元 | |
| EP0074825A2 (en) | Manufacture of integrated circuits by masterslice methods | |
| JPH02177345A (ja) | 半導体集積回路装置 | |
| US6114903A (en) | Layout architecture for core I/O buffer | |
| EP0219668B1 (en) | Logic-circuit layout for large-scale integrated circuits | |
| US6897555B1 (en) | Integrated circuit package and method for a PBGA package having a multiplicity of staggered power ring segments for power connection to integrated circuit die | |
| US8115325B2 (en) | Semiconductor integrated circuit including plurality of bonding pads | |
| US6591410B1 (en) | Six-to-one signal/power ratio bump and trace pattern for flip chip design | |
| EP0827207B1 (en) | Gate array LSI | |
| JPH0480534B2 (enExample) | ||
| US3689803A (en) | Integrated circuit structure having a unique surface metallization layout | |
| JPS62150844A (ja) | 論理集積回路装置 | |
| US7429703B2 (en) | Methods and apparatus for integrated circuit device power distribution via internal wire bonds | |
| JP3025357B2 (ja) | 半導体装置 | |
| JPS6146050A (ja) | 半導体集積回路装置 | |
| JPS59132144A (ja) | 半導体集積回路装置の製造方法 | |
| JPH0262062A (ja) | マスタースライス型半導体装置 | |
| JPH02187050A (ja) | 半導体集積回路装置 | |
| JPH0729978A (ja) | 半導体集積回路 | |
| JPH0823029A (ja) | 半導体集積回路装置及びその設計方法 |