JPH0473255U - - Google Patents
Info
- Publication number
- JPH0473255U JPH0473255U JP11518390U JP11518390U JPH0473255U JP H0473255 U JPH0473255 U JP H0473255U JP 11518390 U JP11518390 U JP 11518390U JP 11518390 U JP11518390 U JP 11518390U JP H0473255 U JPH0473255 U JP H0473255U
- Authority
- JP
- Japan
- Prior art keywords
- storage element
- central processing
- inputs
- processing unit
- shared
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000007704 transition Effects 0.000 claims description 7
- 238000010586 diagram Methods 0.000 description 7
Landscapes
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11518390U JPH0473255U (enrdf_load_stackoverflow) | 1990-10-31 | 1990-10-31 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11518390U JPH0473255U (enrdf_load_stackoverflow) | 1990-10-31 | 1990-10-31 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0473255U true JPH0473255U (enrdf_load_stackoverflow) | 1992-06-26 |
Family
ID=31862927
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11518390U Pending JPH0473255U (enrdf_load_stackoverflow) | 1990-10-31 | 1990-10-31 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0473255U (enrdf_load_stackoverflow) |
-
1990
- 1990-10-31 JP JP11518390U patent/JPH0473255U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5345562A (en) | Data bus arbitration for split transaction computer bus | |
JPS5878246A (ja) | アクセス調整装置及び方法 | |
US6314499B1 (en) | Non-preemptive memory locking mechanism in a shared resource system | |
JPS6111872A (ja) | 半導体集積回路 | |
JPH0473255U (enrdf_load_stackoverflow) | ||
JPS59229662A (ja) | 共有メモリ制御回路 | |
US6499087B1 (en) | Synchronous memory sharing based on cycle stealing | |
JP2848082B2 (ja) | Dmaバス調停方式 | |
JPH05282246A (ja) | マイクロコンピュータ | |
JPH02103654A (ja) | 演算制御装置の入出力装置 | |
JPH0142017B2 (enrdf_load_stackoverflow) | ||
JPH04137165A (ja) | マルチプロセッサ・システム | |
JP2606824Y2 (ja) | マルチポートメモリ装置 | |
KR950009574B1 (ko) | 메모리 액세스 제어장치 | |
JPH01239664A (ja) | コモンメモリ調停装置 | |
JPH1083373A (ja) | プログラマブルコントローラ | |
JPH053018B2 (enrdf_load_stackoverflow) | ||
JPS61165172A (ja) | メモリアクセス制御方式 | |
JPS60112162A (ja) | デユアルポ−トメモリ制御方式 | |
JPS6289156A (ja) | 2ポ−トram | |
JPH01124051A (ja) | メモリアクセス制御方法 | |
JPH05204866A (ja) | マルチcpuシステムのデータ交換方式 | |
JPH04236651A (ja) | バス制御方式 | |
JPH0561669B2 (enrdf_load_stackoverflow) | ||
JPH0214152U (enrdf_load_stackoverflow) |