JPH0466136B2 - - Google Patents
Info
- Publication number
- JPH0466136B2 JPH0466136B2 JP60139631A JP13963185A JPH0466136B2 JP H0466136 B2 JPH0466136 B2 JP H0466136B2 JP 60139631 A JP60139631 A JP 60139631A JP 13963185 A JP13963185 A JP 13963185A JP H0466136 B2 JPH0466136 B2 JP H0466136B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- signal
- frequency
- gate
- inverter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000000087 stabilizing effect Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 9
- 230000000694 effects Effects 0.000 description 5
- 239000000470 constituent Substances 0.000 description 4
- 101100067427 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) FUS3 gene Proteins 0.000 description 3
- 101100015484 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) GPA1 gene Proteins 0.000 description 3
Landscapes
- Dc Digital Transmission (AREA)
- Pulse Circuits (AREA)
- Analogue/Digital Conversion (AREA)
- Manipulation Of Pulses (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60139631A JPS62124A (ja) | 1985-06-26 | 1985-06-26 | パルス幅変調回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60139631A JPS62124A (ja) | 1985-06-26 | 1985-06-26 | パルス幅変調回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62124A JPS62124A (ja) | 1987-01-06 |
JPH0466136B2 true JPH0466136B2 (ko) | 1992-10-22 |
Family
ID=15249775
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60139631A Granted JPS62124A (ja) | 1985-06-26 | 1985-06-26 | パルス幅変調回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62124A (ko) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6127916A (ja) * | 1984-07-18 | 1986-02-07 | Yoshinori Nakagawa | 歯磨剤 |
JP2580172B2 (ja) * | 1987-05-29 | 1997-02-12 | 成二 井尻 | 化粧料及び化粧料の防腐,防黴処理方法 |
US10538166B2 (en) | 2016-03-29 | 2020-01-21 | Kubota Corporation | Portable charger device, contactless charger system for electric work vehicle and electric grass mower machine |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS49126248A (ko) * | 1972-11-08 | 1974-12-03 | ||
JPS5471973A (en) * | 1977-11-18 | 1979-06-08 | Nec Corp | Logical operation circuit |
JPS58151125A (ja) * | 1982-03-03 | 1983-09-08 | Toshiba Corp | レ−トマルチプライヤ回路 |
-
1985
- 1985-06-26 JP JP60139631A patent/JPS62124A/ja active Granted
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS49126248A (ko) * | 1972-11-08 | 1974-12-03 | ||
JPS5471973A (en) * | 1977-11-18 | 1979-06-08 | Nec Corp | Logical operation circuit |
JPS58151125A (ja) * | 1982-03-03 | 1983-09-08 | Toshiba Corp | レ−トマルチプライヤ回路 |
Also Published As
Publication number | Publication date |
---|---|
JPS62124A (ja) | 1987-01-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5485487A (en) | Reconfigurable counter and pulse width modulator (PWM) using same | |
US4114052A (en) | Presettable dynamic delay flip-flop circuit | |
KR940006510Y1 (ko) | 펄스 폭 변조 회로 | |
JPH0466136B2 (ko) | ||
US5175753A (en) | Counter cell including a latch circuit, control circuit and a pull-up circuit | |
EP0224841B1 (en) | Logic arithmetic circuit | |
US4886987A (en) | Programmable logic array with 2-bit input partitioning | |
US4798980A (en) | Booth's conversion circuit | |
US4891534A (en) | Circuit for comparing magnitudes of binary signals | |
JPH0888566A (ja) | 2の補数のパルス幅変調器および2の補数をパルス幅変調する方法 | |
US4525851A (en) | Frequency generator circuit | |
JPH0431630Y2 (ko) | ||
US4649290A (en) | Pulse generating circuit | |
US5373291A (en) | Decoder circuits | |
JP2683554B2 (ja) | 2相周期性デジタル信号生成回路 | |
JP2656241B2 (ja) | アツプダウンカウンタ回路 | |
JPH0248873Y2 (ko) | ||
JPS61234623A (ja) | Nand−nor論理変換回路 | |
JPH0618325B2 (ja) | プライオリテイ・エンコ−ダ回路 | |
JPS61109316A (ja) | パタ−ン発生回路 | |
JPH0218499B2 (ko) | ||
JPS59193614A (ja) | シユミツトトリガ回路 | |
JPS60114028A (ja) | 論理回路 | |
JPS5914930B2 (ja) | プログラマブルカウンタ | |
JPH0377537B2 (ko) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |