JPH0466132B2 - - Google Patents
Info
- Publication number
- JPH0466132B2 JPH0466132B2 JP21763484A JP21763484A JPH0466132B2 JP H0466132 B2 JPH0466132 B2 JP H0466132B2 JP 21763484 A JP21763484 A JP 21763484A JP 21763484 A JP21763484 A JP 21763484A JP H0466132 B2 JPH0466132 B2 JP H0466132B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- signal
- clock
- stage
- clock signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Manipulation Of Pulses (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59217634A JPS6196827A (ja) | 1984-10-17 | 1984-10-17 | バイナリ−カウンタ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59217634A JPS6196827A (ja) | 1984-10-17 | 1984-10-17 | バイナリ−カウンタ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6196827A JPS6196827A (ja) | 1986-05-15 |
| JPH0466132B2 true JPH0466132B2 (cs) | 1992-10-22 |
Family
ID=16707339
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59217634A Granted JPS6196827A (ja) | 1984-10-17 | 1984-10-17 | バイナリ−カウンタ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6196827A (cs) |
-
1984
- 1984-10-17 JP JP59217634A patent/JPS6196827A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6196827A (ja) | 1986-05-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4160154A (en) | High speed multiple event timer | |
| US3992635A (en) | N scale counter | |
| JPH0466132B2 (cs) | ||
| JPH0467810B2 (cs) | ||
| US6567494B2 (en) | Method for dividing the frequency of a clock signal and frequency divider circuit for implementing the method | |
| WO1991011726A1 (en) | Binary counter with resolution doubling | |
| JPH02128520A (ja) | 電子的パルスカウンタ | |
| US4581751A (en) | Reversible shift register | |
| JP2984429B2 (ja) | 半導体集積回路 | |
| JPH0683066B2 (ja) | カウンタ回路 | |
| JPH0221177B2 (cs) | ||
| JPH01286620A (ja) | n進カウンタ回路 | |
| JP2689539B2 (ja) | 分周器 | |
| JPS5936034Y2 (ja) | T型フリップフロップ回路 | |
| SU1172004A1 (ru) | Управл емый делитель частоты | |
| GB785568A (en) | Improvements in or relating to frequency divider circuits | |
| JP2533946B2 (ja) | 集積回路 | |
| JPH02181518A (ja) | リングカウンタ回路 | |
| JPH0312805B2 (cs) | ||
| JPH03171820A (ja) | 2n―1分周回路 | |
| JP2602404Y2 (ja) | カウンタ回路 | |
| JPH01202922A (ja) | 2レール符号用分周回路 | |
| JPS6295017A (ja) | マスタ・スレーブ形フリツプフロツプ回路 | |
| JPH04302527A (ja) | 計数回路 | |
| JPS61184006A (ja) | パルス幅弁別回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |