JPH0465547B2 - - Google Patents

Info

Publication number
JPH0465547B2
JPH0465547B2 JP58033279A JP3327983A JPH0465547B2 JP H0465547 B2 JPH0465547 B2 JP H0465547B2 JP 58033279 A JP58033279 A JP 58033279A JP 3327983 A JP3327983 A JP 3327983A JP H0465547 B2 JPH0465547 B2 JP H0465547B2
Authority
JP
Japan
Prior art keywords
buffer circuit
circuit cell
signal buffer
cell group
power supply
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58033279A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59159557A (ja
Inventor
Hidekazu Minami
Kyokazu Arai
Tsutomu Sumimoto
Koichi Ikeda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58033279A priority Critical patent/JPS59159557A/ja
Publication of JPS59159557A publication Critical patent/JPS59159557A/ja
Publication of JPH0465547B2 publication Critical patent/JPH0465547B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90—Masterslice integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP58033279A 1983-03-01 1983-03-01 半導体集積回路装置 Granted JPS59159557A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58033279A JPS59159557A (ja) 1983-03-01 1983-03-01 半導体集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58033279A JPS59159557A (ja) 1983-03-01 1983-03-01 半導体集積回路装置

Publications (2)

Publication Number Publication Date
JPS59159557A JPS59159557A (ja) 1984-09-10
JPH0465547B2 true JPH0465547B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-10-20

Family

ID=12382085

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58033279A Granted JPS59159557A (ja) 1983-03-01 1983-03-01 半導体集積回路装置

Country Status (1)

Country Link
JP (1) JPS59159557A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59167036A (ja) * 1983-03-14 1984-09-20 Nec Corp 半導体集積回路
US5015600A (en) * 1990-01-25 1991-05-14 Northern Telecom Limited Method for making integrated circuits

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58209158A (ja) * 1982-05-31 1983-12-06 Nec Corp マスタスライス半導体装置

Also Published As

Publication number Publication date
JPS59159557A (ja) 1984-09-10

Similar Documents

Publication Publication Date Title
JP3433731B2 (ja) Ｉ／ｏセル配置方法及び半導体装置
US6794674B2 (en) Integrated circuit device and method for forming the same
US5394008A (en) Semiconductor integrated circuit device
KR100320057B1 (ko) 반도체장치
US7304506B2 (en) Differential output circuit and semiconductor device having the same
JPS607147A (ja) 半導体装置
JPH05308136A (ja) マスタスライス集積回路
US5751051A (en) Semiconductor device equipped with electrostatic breakdown protection circuit
JPS594050A (ja) 半導体装置
KR20030068436A (ko) 반도체 집적회로 장치
US4322640A (en) Three-state output circuit
JP3137413B2 (ja) セミカスタム集積回路
JPH0465547B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2000252363A (ja) 半導体集積回路
JPH09107070A (ja) 半導体集積回路装置
JP2676801B2 (ja) 出力バッファ回路を備えた半導体集積回路装置
JP4602443B2 (ja) 半導体集積回路
KR900003258B1 (ko) 대규모 집적회로(lsi)
JP2009088328A (ja) 半導体集積回路
JPH0416944B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US20240096870A1 (en) Semiconductor integrated circuit device
JPS6281743A (ja) 半導体装置
JPS62185364A (ja) 半導体集積回路装置
JPS641052B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH03212955A (ja) 半導体装置