JPH046030B2 - - Google Patents
Info
- Publication number
- JPH046030B2 JPH046030B2 JP56072645A JP7264581A JPH046030B2 JP H046030 B2 JPH046030 B2 JP H046030B2 JP 56072645 A JP56072645 A JP 56072645A JP 7264581 A JP7264581 A JP 7264581A JP H046030 B2 JPH046030 B2 JP H046030B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- circuit
- central processing
- bus
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Microcomputers (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56072645A JPS57187758A (en) | 1981-05-14 | 1981-05-14 | Microcomputer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56072645A JPS57187758A (en) | 1981-05-14 | 1981-05-14 | Microcomputer |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57187758A JPS57187758A (en) | 1982-11-18 |
JPH046030B2 true JPH046030B2 (enrdf_load_stackoverflow) | 1992-02-04 |
Family
ID=13495320
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56072645A Granted JPS57187758A (en) | 1981-05-14 | 1981-05-14 | Microcomputer |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57187758A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7214555B2 (en) | 1995-03-18 | 2007-05-08 | Semiconductor Energy Laboratory Co., Ltd. | Method for producing display device |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6014041A (ja) * | 1983-07-06 | 1985-01-24 | Matsushita Electric Ind Co Ltd | 加熱制御装置 |
JPS61201360A (ja) * | 1985-03-05 | 1986-09-06 | Nec Corp | デジタル信号演算装置 |
JPS62214452A (ja) * | 1986-03-17 | 1987-09-21 | Mitsubishi Electric Corp | メモリ制御方式 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51855A (enrdf_load_stackoverflow) * | 1974-06-21 | 1976-01-07 | Hitachi Ltd | |
JPS5147350A (ja) * | 1974-10-22 | 1976-04-22 | Nippon Shisutemu Kogyo Kk | Maruchipurosetsusashisutemuniokeru banchizukehoshiki |
JPS5450329A (en) * | 1977-09-28 | 1979-04-20 | Ricoh Co Ltd | Copier control device using plural micro-computers |
JPS5616242A (en) * | 1979-07-17 | 1981-02-17 | Fujitsu Ltd | Control system for processor |
-
1981
- 1981-05-14 JP JP56072645A patent/JPS57187758A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7214555B2 (en) | 1995-03-18 | 2007-05-08 | Semiconductor Energy Laboratory Co., Ltd. | Method for producing display device |
Also Published As
Publication number | Publication date |
---|---|
JPS57187758A (en) | 1982-11-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5497501A (en) | DMA controller using a predetermined number of transfers per request | |
US4975838A (en) | Duplex data processing system with programmable bus configuration | |
US4896257A (en) | Computer system having virtual memory configuration with second computer for virtual addressing with translation error processing | |
US4344130A (en) | Apparatus to execute DMA transfer between computing devices using a block move instruction | |
JPH01124031A (ja) | マイクロ・コンピュータ | |
JPH046030B2 (enrdf_load_stackoverflow) | ||
US5179713A (en) | Apparatus for allowing external control of local bus read using zero wait stats input of combined I/O and DRAM controller | |
US7237099B2 (en) | Multiprocessor system having a plurality of control programs stored in a continuous range of addresses of a common memory and having identification registers each corresponding to a processor and containing data used in deriving a starting address of a CPU-linked interrupt handler program to be executed by the corresponding processor | |
JPH09311812A (ja) | マイクロコンピュータ | |
JPH0467215B2 (enrdf_load_stackoverflow) | ||
EP0818008B1 (en) | Dynamic ram in a microprocessor system | |
JP2612715B2 (ja) | アドレスバス制御装置 | |
JPS6014435B2 (ja) | 記憶装置 | |
JPH01160547U (enrdf_load_stackoverflow) | ||
JPH0827761B2 (ja) | 二重化メモリの両系同時書込方法 | |
JPS59128619A (ja) | マイクロコンピユ−タ装置 | |
JPS6020779B2 (ja) | 複合形電子計算機システム | |
JPH0716190Y2 (ja) | 自動販売機の制御装置 | |
JPH0823834B2 (ja) | マイクロコンピュータ | |
JPH02210515A (ja) | システムのリセット方式 | |
JPH03175538A (ja) | 二重化処理装置 | |
JPH0387936A (ja) | 計算機の異常検出回路 | |
JPH0336627A (ja) | マイクロコンピユータ装置 | |
JPS6029856A (ja) | マルチプロセツサ・システムにおけるロ−カルメモリのアクセス制御方式 | |
JPS62271028A (ja) | マイクロプロセツサ |