JPH0456352B2 - - Google Patents

Info

Publication number
JPH0456352B2
JPH0456352B2 JP60105436A JP10543685A JPH0456352B2 JP H0456352 B2 JPH0456352 B2 JP H0456352B2 JP 60105436 A JP60105436 A JP 60105436A JP 10543685 A JP10543685 A JP 10543685A JP H0456352 B2 JPH0456352 B2 JP H0456352B2
Authority
JP
Japan
Prior art keywords
register
address
registers
vector
banks
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60105436A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61262971A (ja
Inventor
Tetsuo Okamoto
Kazushi Sakamoto
Nobuo Uchida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP10543685A priority Critical patent/JPS61262971A/ja
Publication of JPS61262971A publication Critical patent/JPS61262971A/ja
Publication of JPH0456352B2 publication Critical patent/JPH0456352B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
JP10543685A 1985-05-17 1985-05-17 ベクトルレジスタの構成方式 Granted JPS61262971A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10543685A JPS61262971A (ja) 1985-05-17 1985-05-17 ベクトルレジスタの構成方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10543685A JPS61262971A (ja) 1985-05-17 1985-05-17 ベクトルレジスタの構成方式

Publications (2)

Publication Number Publication Date
JPS61262971A JPS61262971A (ja) 1986-11-20
JPH0456352B2 true JPH0456352B2 (enrdf_load_stackoverflow) 1992-09-08

Family

ID=14407538

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10543685A Granted JPS61262971A (ja) 1985-05-17 1985-05-17 ベクトルレジスタの構成方式

Country Status (1)

Country Link
JP (1) JPS61262971A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH077388B2 (ja) * 1988-09-13 1995-01-30 富士通株式会社 ベクトル演算処理装置
JP5673322B2 (ja) * 2011-04-18 2015-02-18 富士通株式会社 ベクトル処理装置、システムおよびベクトル処理装置の動作方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5622170A (en) * 1979-07-31 1981-03-02 Fujitsu Ltd Vector operation processing system
JPS6042984B2 (ja) * 1979-12-21 1985-09-26 富士通株式会社 パイプライン演算装置

Also Published As

Publication number Publication date
JPS61262971A (ja) 1986-11-20

Similar Documents

Publication Publication Date Title
US5590353A (en) Vector processor adopting a memory skewing scheme for preventing degradation of access performance
US5410727A (en) Input/output system for a massively parallel, single instruction, multiple data (SIMD) computer providing for the simultaneous transfer of data between a host computer input/output system and all SIMD memory devices
US4816993A (en) Parallel processing computer including interconnected operation units
US4674032A (en) High-performance pipelined stack with over-write protection
US5134695A (en) Method and apparatus for constant stride accessing to memories in vector processor
JP2577865B2 (ja) ベクトル処理装置及びその制御方法
US5392443A (en) Vector processor with a memory assigned with skewed addresses adapted for concurrent fetching of a number of vector elements belonging to the same vector data
JPH042976B2 (enrdf_load_stackoverflow)
JPH0241553A (ja) データ処理システム及び同期方法
JPH0363096B2 (enrdf_load_stackoverflow)
US5887182A (en) Multiprocessor system with vector pipelines
EP0570164B1 (en) Interleaved memory system
US5708850A (en) Parallel processing system for time division multiplex data transfer including read/write dual port memory accessible to bus and digital signal processor during opposite phases of clock
US20030126404A1 (en) Data processing system, array-type processor, data processor, and information storage medium
US4648065A (en) Modified snapshot priority enabling two requestors to share a single memory port
JPH0456352B2 (enrdf_load_stackoverflow)
US4722052A (en) Multiple unit adapter
JPH0341856B2 (enrdf_load_stackoverflow)
JPS60205647A (ja) デ−タ処理装置
JPH05108586A (ja) 並列演算機構及び並列演算方法
JP2976700B2 (ja) プロセッサ間同期制御方式
JPH077388B2 (ja) ベクトル演算処理装置
JPS6240737B2 (enrdf_load_stackoverflow)
JPS6366661A (ja) 記憶制御方式
JPS6336021B2 (enrdf_load_stackoverflow)