JPS6240737B2 - - Google Patents
Info
- Publication number
- JPS6240737B2 JPS6240737B2 JP57060699A JP6069982A JPS6240737B2 JP S6240737 B2 JPS6240737 B2 JP S6240737B2 JP 57060699 A JP57060699 A JP 57060699A JP 6069982 A JP6069982 A JP 6069982A JP S6240737 B2 JPS6240737 B2 JP S6240737B2
- Authority
- JP
- Japan
- Prior art keywords
- register
- processing device
- registers
- group
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
- G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/461—Saving or restoring of program or task context
- G06F9/462—Saving or restoring of program or task context with multiple register sets
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6069982A JPS58178445A (ja) | 1982-04-12 | 1982-04-12 | デ−タ処理装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6069982A JPS58178445A (ja) | 1982-04-12 | 1982-04-12 | デ−タ処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58178445A JPS58178445A (ja) | 1983-10-19 |
JPS6240737B2 true JPS6240737B2 (enrdf_load_stackoverflow) | 1987-08-29 |
Family
ID=13149795
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6069982A Granted JPS58178445A (ja) | 1982-04-12 | 1982-04-12 | デ−タ処理装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58178445A (enrdf_load_stackoverflow) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH074947B2 (ja) * | 1984-12-03 | 1995-01-25 | 日本電気株式会社 | ドットパターン出力装置 |
JPH0193838A (ja) * | 1987-10-05 | 1989-04-12 | Nec Corp | デバッグ用マイクロプロセッサ |
JPH02294737A (ja) * | 1989-05-09 | 1990-12-05 | Toshiba Corp | 情報処理装置 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5398753A (en) * | 1977-02-09 | 1978-08-29 | Nippon Telegr & Teleph Corp <Ntt> | Interrupt processing system |
JPS54110746A (en) * | 1978-02-17 | 1979-08-30 | Nec Corp | Microorder control type data processor |
-
1982
- 1982-04-12 JP JP6069982A patent/JPS58178445A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58178445A (ja) | 1983-10-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4745544A (en) | Master/slave sequencing processor with forced I/O | |
US5036453A (en) | Master/slave sequencing processor | |
US4821174A (en) | Signal processing system including a bus control module | |
JPH04348451A (ja) | 並列計算機 | |
EP0025087A2 (en) | Pipeline Control apparatus for generating Instructions in a Digital Computer | |
US4443848A (en) | Two-level priority circuit | |
US4837688A (en) | Multi-channel shared resource processor | |
JPS6240737B2 (enrdf_load_stackoverflow) | ||
WO2024198748A1 (zh) | 数据处理方法、系统、芯片及终端 | |
EP1193607B1 (en) | Apparatus and method for the exchange of signal groups between a plurality of components in a digital signal processor having a direct memory access controller | |
JPS5916071A (ja) | 並列処理システム | |
JPS62145432A (ja) | デ−タ処理装置 | |
JP3982077B2 (ja) | マルチプロセッサシステム | |
JPH0687221B2 (ja) | 情報処理装置 | |
JPS63316133A (ja) | 演算処理装置 | |
JPH0668022A (ja) | ダイレクトメモリアクセス装置 | |
JPH0375832A (ja) | 仮想計算機制御方式 | |
JPS62221062A (ja) | シングルチツプマイクロコンピユ−タ | |
JP2510173B2 (ja) | アレ−・プロセツサ | |
JPS63307529A (ja) | 演算処理ユニット間の通信制御方式 | |
JPH0123812B2 (enrdf_load_stackoverflow) | ||
Jackson | Ring-structured microprocessor network for multiprocessor resource sharing. | |
JPS60144829A (ja) | マイクロプログラム制御システム | |
JPS62168231A (ja) | デ−タ処理装置 | |
JPH0247751A (ja) | チャネル制御方式 |