JPH0456349U - - Google Patents
Info
- Publication number
- JPH0456349U JPH0456349U JP1990099926U JP9992690U JPH0456349U JP H0456349 U JPH0456349 U JP H0456349U JP 1990099926 U JP1990099926 U JP 1990099926U JP 9992690 U JP9992690 U JP 9992690U JP H0456349 U JPH0456349 U JP H0456349U
- Authority
- JP
- Japan
- Prior art keywords
- pellets
- parts
- boards
- stacked
- sealed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000008188 pellet Substances 0.000 claims description 3
- 239000002184 metal Substances 0.000 claims description 2
- 229910052751 metal Inorganic materials 0.000 claims description 2
- 239000011347 resin Substances 0.000 claims description 2
- 229920005989 resin Polymers 0.000 claims description 2
- 238000000034 method Methods 0.000 claims 1
- 239000011368 organic material Substances 0.000 claims 1
- 238000001721 transfer moulding Methods 0.000 claims 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 239000011889 copper foil Substances 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
Landscapes
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Structure Of Printed Boards (AREA)
Description
第1図は本考案の第1の実施例を示す断面図、
第2図は同じく第2の実施例を示す断面図、第3
図は従来例を示す断面図である。
1……リードフレーム、2……マウントランド
、3……配線基板、4,4a〜4c……ICペレ
ツト、5,6……ボンデイングワイヤ、7……ト
ランスフアモールド樹脂、8……金属バンプ、9
……ポリイミドテープ、10……銅箔、11……
絶縁シート、12……配線端部。
FIG. 1 is a sectional view showing a first embodiment of the present invention;
FIG. 2 is a cross-sectional view showing the second embodiment;
The figure is a sectional view showing a conventional example. 1... Lead frame, 2... Mount land, 3... Wiring board, 4, 4a to 4c... IC pellet, 5, 6... Bonding wire, 7... Transfer mold resin, 8... Metal bump, 9
... Polyimide tape, 10 ... Copper foil, 11 ...
Insulating sheet, 12...Wiring end.
Claims (1)
金属バンプを介してICペレツトが接続、搭載さ
れ、前記ICペレツトが接続、搭載された基板が
複数個積み重ねられ、各基板間の必要な配線部分
が電気的に接続されるとともに、外部取出し電極
端子を除く全体がトランスフアモールド法で樹脂
封止されてなる構造を有することを特徴とする混
成集積回路。 On a wiring board made of flexible organic material,
IC pellets are connected and mounted via metal bumps, a plurality of boards on which the IC pellets are connected and mounted are stacked, the necessary wiring parts between each board are electrically connected, and the external lead electrode terminals are connected. 1. A hybrid integrated circuit characterized by having a structure in which the entire circuit except for the parts is sealed with a resin using a transfer molding method.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1990099926U JPH0456349U (en) | 1990-09-25 | 1990-09-25 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1990099926U JPH0456349U (en) | 1990-09-25 | 1990-09-25 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0456349U true JPH0456349U (en) | 1992-05-14 |
Family
ID=31842201
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1990099926U Pending JPH0456349U (en) | 1990-09-25 | 1990-09-25 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0456349U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100342811B1 (en) * | 1996-11-28 | 2002-11-27 | 앰코 테크놀로지 코리아 주식회사 | Area array bumped semiconductor package with chips |
-
1990
- 1990-09-25 JP JP1990099926U patent/JPH0456349U/ja active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100342811B1 (en) * | 1996-11-28 | 2002-11-27 | 앰코 테크놀로지 코리아 주식회사 | Area array bumped semiconductor package with chips |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0456349U (en) | ||
JPS58131656U (en) | Electrode circuit board for IC card | |
JPH0334242U (en) | ||
JPS6430848U (en) | ||
JPH0241866Y2 (en) | ||
JPS6025159U (en) | lead frame | |
JPH0289852U (en) | ||
JPS58131638U (en) | Hybrid integrated circuit device | |
JPS6324846U (en) | ||
JPH0289847U (en) | ||
JPS6398678U (en) | ||
JPS5977243U (en) | semiconductor equipment | |
JPS5858358U (en) | hybrid integrated circuit | |
JPS6169850U (en) | ||
JPH0365275U (en) | ||
JPH0263550U (en) | ||
JPH0173932U (en) | ||
JPS62265733A (en) | Hybrid integrated circuit device | |
JPS6169863U (en) | ||
JPS59191737U (en) | semiconductor module | |
JPS6387889U (en) | ||
JPH0446557U (en) | ||
JPS5956750U (en) | Resin-encapsulated semiconductor device | |
JPS59173344U (en) | semiconductor equipment | |
JPS5942044U (en) | Isolated semiconductor device |