JPH0454981B2 - - Google Patents
Info
- Publication number
- JPH0454981B2 JPH0454981B2 JP58131615A JP13161583A JPH0454981B2 JP H0454981 B2 JPH0454981 B2 JP H0454981B2 JP 58131615 A JP58131615 A JP 58131615A JP 13161583 A JP13161583 A JP 13161583A JP H0454981 B2 JPH0454981 B2 JP H0454981B2
- Authority
- JP
- Japan
- Prior art keywords
- thin film
- insulating layer
- opening
- side wall
- elements
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13161583A JPS6024050A (ja) | 1983-07-19 | 1983-07-19 | 薄膜素子の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13161583A JPS6024050A (ja) | 1983-07-19 | 1983-07-19 | 薄膜素子の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6024050A JPS6024050A (ja) | 1985-02-06 |
| JPH0454981B2 true JPH0454981B2 (https=) | 1992-09-01 |
Family
ID=15062201
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13161583A Granted JPS6024050A (ja) | 1983-07-19 | 1983-07-19 | 薄膜素子の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6024050A (https=) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6146051A (ja) * | 1984-08-10 | 1986-03-06 | Sony Corp | 配線方法 |
| JPH0744181B2 (ja) * | 1986-09-03 | 1995-05-15 | 日本電気株式会社 | 半導体装置及びその製造方法 |
| US5387311A (en) * | 1993-02-16 | 1995-02-07 | Vlsi Technology, Inc. | Method for manufacturing anti-fuse structures |
| JP2005268749A (ja) * | 2004-02-19 | 2005-09-29 | Ricoh Co Ltd | 半導体装置 |
| US7999352B2 (en) * | 2004-02-19 | 2011-08-16 | Ricoh Company, Ltd. | Semiconductor device |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5582458A (en) * | 1978-12-18 | 1980-06-21 | Toshiba Corp | Preparation of semiconductor device |
-
1983
- 1983-07-19 JP JP13161583A patent/JPS6024050A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6024050A (ja) | 1985-02-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4337115A (en) | Method of forming electrodes on the surface of a semiconductor substrate | |
| US7541676B2 (en) | Fuse-structure | |
| US5319246A (en) | Semiconductor device having multi-layer film structure | |
| JPH0212917A (ja) | 半導体装置の製造方法 | |
| US5093710A (en) | Semiconductor device having a layer of titanium nitride on the side walls of contact holes and method of fabricating same | |
| JPS5815250A (ja) | 半導体装置の製造方法 | |
| US4872050A (en) | Interconnection structure in semiconductor device and manufacturing method of the same | |
| US3725743A (en) | Multilayer wiring structure | |
| US6455412B1 (en) | Semiconductor contact via structure and method | |
| US4692786A (en) | Semi-conductor device with sandwich passivation coating | |
| JPH0454981B2 (https=) | ||
| JPH01130529A (ja) | チタン/窒化チタン層上のタングステンのもどしエツチング方法 | |
| US6291352B1 (en) | Method of manufacturing a semiconductor device | |
| US4614666A (en) | Semi-conductor device with sandwich passivation coating | |
| US5397743A (en) | Method of making a semiconductor device | |
| JPH0697288A (ja) | 半導体装置の製造方法 | |
| KR100197129B1 (ko) | 반도체 소자의 금속배선 형성방법 | |
| JPH03263833A (ja) | テーパエツチング方法 | |
| JPS6149439A (ja) | 半導体装置の製造方法 | |
| JPH10284604A (ja) | アンチヒューズ素子およびその製造方法 | |
| JPS59163822A (ja) | 半導体装置の製造方法 | |
| JPS6146051A (ja) | 配線方法 | |
| JPS6216547A (ja) | 半導体装置の製造方法 | |
| JPS641055B2 (https=) | ||
| JPH0220023A (ja) | 半導体装置の配線構造 |