JPH0447344B2 - - Google Patents

Info

Publication number
JPH0447344B2
JPH0447344B2 JP1182068A JP18206889A JPH0447344B2 JP H0447344 B2 JPH0447344 B2 JP H0447344B2 JP 1182068 A JP1182068 A JP 1182068A JP 18206889 A JP18206889 A JP 18206889A JP H0447344 B2 JPH0447344 B2 JP H0447344B2
Authority
JP
Japan
Prior art keywords
address
unit
instruction
data
information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1182068A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0285943A (ja
Inventor
Masahito Saito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP1182068A priority Critical patent/JPH0285943A/ja
Publication of JPH0285943A publication Critical patent/JPH0285943A/ja
Publication of JPH0447344B2 publication Critical patent/JPH0447344B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Advance Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP1182068A 1989-07-14 1989-07-14 データ処理装置 Granted JPH0285943A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1182068A JPH0285943A (ja) 1989-07-14 1989-07-14 データ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1182068A JPH0285943A (ja) 1989-07-14 1989-07-14 データ処理装置

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP59147772A Division JPS6068442A (ja) 1984-07-17 1984-07-17 デ−タ処理装置

Publications (2)

Publication Number Publication Date
JPH0285943A JPH0285943A (ja) 1990-03-27
JPH0447344B2 true JPH0447344B2 (en:Method) 1992-08-03

Family

ID=16111790

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1182068A Granted JPH0285943A (ja) 1989-07-14 1989-07-14 データ処理装置

Country Status (1)

Country Link
JP (1) JPH0285943A (en:Method)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2514292B2 (ja) * 1991-04-25 1996-07-10 インターナショナル・ビジネス・マシーンズ・コーポレイション オペランドペ―ジメモリ及び命令ペ―ジメモリを有するコンピュ―タシステム
US5442766A (en) * 1992-10-09 1995-08-15 International Business Machines Corporation Method and system for distributed instruction address translation in a multiscalar data processing system

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54148328A (en) * 1978-05-12 1979-11-20 Hitachi Ltd Buffer memory control system

Also Published As

Publication number Publication date
JPH0285943A (ja) 1990-03-27

Similar Documents

Publication Publication Date Title
US4493026A (en) Set associative sector cache
EP0019358B1 (en) Hierarchical data storage system
JPS589277A (ja) デ−タ処理装置
JPS61141055A (ja) 情報処理装置のアドレス変換方式
US5161219A (en) Computer system with input/output cache
JPH01269142A (ja) 計算機システム
JPS58147879A (ja) キヤツシユメモリ制御方式
JP2523814B2 (ja) ム―ブアウト・システム
US5341485A (en) Multiple virtual address translation per computer cycle
JPH0447344B2 (en:Method)
US6349370B1 (en) Multiple bus shared memory parallel processor and processing method
JPH053019B2 (en:Method)
JPH0247774B2 (en:Method)
JPH0916468A (ja) メモリアクセス方式
JPH0552539B2 (en:Method)
JP2778623B2 (ja) プリフェッチ制御装置
JP3564343B2 (ja) キャッシュバイパス時のデータ転送装置と方法
EP0377969A2 (en) I/O cached computer systems
JPH057740B2 (en:Method)
JPH04291642A (ja) キャッシュ制御方式
JPH041373B2 (en:Method)
JPH05120134A (ja) キヤツシユメモリ実装方式
JPS6349257B2 (en:Method)
JPH03218546A (ja) アドレス変換機構
JPS55117780A (en) Buffer memory unit