JPH0444294B2 - - Google Patents
Info
- Publication number
- JPH0444294B2 JPH0444294B2 JP61140408A JP14040886A JPH0444294B2 JP H0444294 B2 JPH0444294 B2 JP H0444294B2 JP 61140408 A JP61140408 A JP 61140408A JP 14040886 A JP14040886 A JP 14040886A JP H0444294 B2 JPH0444294 B2 JP H0444294B2
- Authority
- JP
- Japan
- Prior art keywords
- microinstruction
- label
- execution
- path
- identifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Prevention of errors by analysis, debugging or testing of software
- G06F11/362—Debugging of software
- G06F11/3648—Debugging of software using additional hardware
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/28—Error detection; Error correction; Monitoring by checking the correct order of processing
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Detection And Correction Of Errors (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US750346 | 1985-06-28 | ||
| US06/750,346 US4920538A (en) | 1985-06-28 | 1985-06-28 | Method of checking the execution of microcode sequences |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS626345A JPS626345A (ja) | 1987-01-13 |
| JPH0444294B2 true JPH0444294B2 (enExample) | 1992-07-21 |
Family
ID=25017495
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61140408A Granted JPS626345A (ja) | 1985-06-28 | 1986-06-18 | マイクロ命令系列の実行時検査方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US4920538A (enExample) |
| EP (1) | EP0206092A3 (enExample) |
| JP (1) | JPS626345A (enExample) |
| CA (1) | CA1252901A (enExample) |
Families Citing this family (33)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2986104B2 (ja) * | 1988-03-15 | 1999-12-06 | 株式会社東芝 | 情報処理装置の自己試験回路 |
| JPH01320544A (ja) * | 1988-06-22 | 1989-12-26 | Toshiba Corp | テスト容易化回路 |
| US4980888A (en) * | 1988-09-12 | 1990-12-25 | Digital Equipment Corporation | Memory testing system |
| JPH02199548A (ja) * | 1988-11-09 | 1990-08-07 | Asea Brown Boveri Ag | 電算機系で作成されるオブジエクト・プログラムの時間経過を観察する方法とこの方法を実行する観測器具 |
| US5063535A (en) * | 1988-11-16 | 1991-11-05 | Xerox Corporation | Programming conflict identification system for reproduction machines |
| JPH06105432B2 (ja) * | 1989-06-01 | 1994-12-21 | 三菱電機株式会社 | マイクロプロセッサ |
| US5222220A (en) * | 1989-11-16 | 1993-06-22 | Mehta Hemang S | Microprocessor stack built-in guards |
| EP0474297B1 (en) * | 1990-09-05 | 1998-06-10 | Koninklijke Philips Electronics N.V. | Very long instruction word machine for efficient execution of programs with conditional branches |
| EP0483437A1 (en) * | 1990-10-31 | 1992-05-06 | International Business Machines Corporation | Processing system having device for testing the correct execution of instructions |
| US5333304A (en) * | 1991-05-03 | 1994-07-26 | International Business Machines Corporation | Method and apparatus for software application evaluation utilizing compiler applications |
| US5423027A (en) * | 1991-09-27 | 1995-06-06 | Massachusetts Institute Of Technology | Tool for error detection in software using aspect specification |
| US5353419A (en) * | 1992-01-09 | 1994-10-04 | Trustees Of The University Of Pennsylvania | Memory-side driven anticipatory instruction transfer interface with processor-side instruction selection |
| JP2762829B2 (ja) * | 1992-02-06 | 1998-06-04 | 日本電気株式会社 | 電子計算機 |
| US5634022A (en) * | 1992-03-06 | 1997-05-27 | International Business Machines Corporation | Multi-media computer diagnostic system |
| TW234172B (en) * | 1994-02-08 | 1994-11-11 | Keridian Semiconductor Inc | Method and apparatus for testing the functionality of a microprocessor |
| US5687338A (en) * | 1994-03-01 | 1997-11-11 | Intel Corporation | Method and apparatus for maintaining a macro instruction for refetching in a pipelined processor |
| US5488702A (en) * | 1994-04-26 | 1996-01-30 | Unisys Corporation | Data block check sequence generation and validation in a file cache system |
| US5787304A (en) * | 1996-02-05 | 1998-07-28 | International Business Machines Corporation | Multipath I/O storage systems with multipath I/O request mechanisms |
| US5832005A (en) * | 1997-12-11 | 1998-11-03 | International Business Machines Corporation | Fault-tolerant method and means for managing access to an initial program load stored in read-only memory or the like |
| US7024661B2 (en) * | 2000-01-07 | 2006-04-04 | Hewlett-Packard Development Company, L.P. | System and method for verifying computer program correctness and providing recoverable execution trace information |
| US7533412B2 (en) * | 2002-04-23 | 2009-05-12 | Stmicroelectronics S.A. | Processor secured against traps |
| US20050066311A1 (en) * | 2003-09-22 | 2005-03-24 | International Business Machines Corporation | Autonomic execution tracking and correction of functions |
| DE102005006832B4 (de) * | 2005-02-15 | 2007-10-04 | Infineon Technologies Ag | Schaltungsanordnung und Verfahren zur gesicherten Datenverarbeitung und deren Verwendung |
| DE102006005817B4 (de) * | 2006-02-08 | 2014-06-26 | Infineon Technologies Ag | Fehlererkennungsvorrichtung für einen Adressdecoder und Vorrichtung zur Fehlererkennung für einen Adressdecoder |
| DE102006062703A1 (de) * | 2006-02-08 | 2007-08-30 | Infineon Technologies Ag | Fehlererkennungsvorrichtung und Verfahren zur Fehlererkennung für einen Befehlsdecoder |
| JP4849606B2 (ja) * | 2006-04-28 | 2012-01-11 | 株式会社日立製作所 | 制御フロー誤り検出方法、データ処理装置、及びコンパイラ |
| EP1870829B1 (en) | 2006-06-23 | 2014-12-03 | Microsoft Corporation | Securing software by enforcing data flow integrity |
| DE102006057297A1 (de) * | 2006-12-05 | 2008-06-12 | Giesecke & Devrient Gmbh | Verfahren zur Überwachung des Ablaufs eines Programms |
| US20100064282A1 (en) * | 2008-09-05 | 2010-03-11 | Microsoft Corporation | Declarative testing for user interfaces |
| US8347149B2 (en) * | 2008-10-01 | 2013-01-01 | Cardiac Pacemakers, Inc. | System and method for providing fault tolerant processing in an implantable medical device |
| KR102491651B1 (ko) * | 2015-12-14 | 2023-01-26 | 삼성전자주식회사 | 비휘발성 메모리 모듈, 그것을 포함하는 컴퓨팅 시스템, 및 그것의 동작 방법 |
| EP3660715A1 (en) * | 2018-11-30 | 2020-06-03 | Conax AS | Protecting sensitive data in a software program |
| US10831595B1 (en) | 2019-05-31 | 2020-11-10 | International Business Machines Corporation | Performing error detection during deterministic program execution |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4153931A (en) * | 1973-06-04 | 1979-05-08 | Sigma Systems Inc. | Automatic library control apparatus |
| DE2518588C3 (de) * | 1975-04-25 | 1978-07-20 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Verfahren zur Überwachung der Folgerichtigkeit von Codesignalgruppen in Einrichtungen der Nachrichtentechnik |
| JPS5278334A (en) * | 1975-12-25 | 1977-07-01 | Fujitsu Ltd | Program sequence check system |
| US4251885A (en) * | 1979-03-09 | 1981-02-17 | International Business Machines Corporation | Checking programmed controller operation |
| JPS6032217B2 (ja) * | 1979-04-02 | 1985-07-26 | 日産自動車株式会社 | 制御用コンピュ−タのフェィルセ−フ装置 |
| US4315313A (en) * | 1979-12-27 | 1982-02-09 | Ncr Corporation | Diagnostic circuitry in a data processor |
| JPS56152048A (en) * | 1980-04-24 | 1981-11-25 | Mitsubishi Electric Corp | Detector for sequence error of microprogram |
| US4430706A (en) * | 1980-10-27 | 1984-02-07 | Burroughs Corporation | Branch prediction apparatus and method for a data processing system |
| JPH0614320B2 (ja) * | 1984-10-17 | 1994-02-23 | 株式会社日立製作所 | 図式プログラム・テスト方法 |
-
1985
- 1985-06-28 US US06/750,346 patent/US4920538A/en not_active Expired - Lifetime
-
1986
- 1986-04-22 CA CA000507293A patent/CA1252901A/en not_active Expired
- 1986-06-10 EP EP86107883A patent/EP0206092A3/en not_active Withdrawn
- 1986-06-18 JP JP61140408A patent/JPS626345A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| CA1252901A (en) | 1989-04-18 |
| EP0206092A3 (en) | 1989-03-08 |
| US4920538A (en) | 1990-04-24 |
| JPS626345A (ja) | 1987-01-13 |
| EP0206092A2 (en) | 1986-12-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0444294B2 (enExample) | ||
| US8281223B2 (en) | Detection of fuse re-growth in a microprocessor | |
| US5974529A (en) | Systems and methods for control flow error detection in reduced instruction set computer processors | |
| US6708284B2 (en) | Method and apparatus for improving reliability in microprocessors | |
| Johnson | An introduction to the design and analysis of fault-tolerant systems | |
| US7146530B2 (en) | Targeted fault tolerance by special CPU instructions | |
| CN111475868B (zh) | 适用于功能和信息安全芯片的cpu指令保护方法及系统 | |
| Namjoo | Design of concurrently testable microprogrammed control units | |
| EP4089538A1 (en) | System and method for improved control flow monitoring of processors | |
| US7155378B2 (en) | Method for providing cycle-by-cycle ad HOC verification in a hardware-accelerated environment | |
| CN116450402B (zh) | 程序流监控方法、编译方法、装置、处理器及计算机设备 | |
| US12169448B2 (en) | Device and methods for processing bit strings | |
| M'zah et al. | Deterministic microcode machine generation | |
| US11640332B1 (en) | Execute in place architecture with integrity check | |
| Antola et al. | Transient fault management in systems based on the AMD 2900 microprocessors | |
| Leveugle et al. | Optimized synthesis of dedicated controllers with concurrent checking capabilities | |
| US20250217230A1 (en) | System and method of checking integrity of an instruction decoder of a processing system | |
| CN117056149B (zh) | 一种内存测试方法、装置、计算设备及存储介质 | |
| JPS61846A (ja) | メモリ内容の正常性試験方法 | |
| US7363547B2 (en) | Error-detection cell for an integrated processor | |
| Litchfield | Instruction execution sequence confirmation | |
| JPS58215799A (ja) | 制御記憶検証方式 | |
| Semerenko et al. | TESTING OF DIGITAL CIRCUITS BY CYCLIC CODES | |
| Beckman et al. | Verification of Fault Detection Capability with Diversified Software | |
| Li et al. | Resil: A Resiliency Hardware/Software Framework for ASIPs |