TW234172B - Method and apparatus for testing the functionality of a microprocessor - Google Patents
Method and apparatus for testing the functionality of a microprocessorInfo
- Publication number
- TW234172B TW234172B TW83101161A TW83101161A TW234172B TW 234172 B TW234172 B TW 234172B TW 83101161 A TW83101161 A TW 83101161A TW 83101161 A TW83101161 A TW 83101161A TW 234172 B TW234172 B TW 234172B
- Authority
- TW
- Taiwan
- Prior art keywords
- phase
- microprocessor
- micro
- test
- results
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/273—Tester hardware, i.e. output processing circuits
- G06F11/2736—Tester hardware, i.e. output processing circuits using a dedicated service processor for test
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/28—Error detection; Error correction; Monitoring by checking the correct order of processing
Abstract
An apparatus and method test the functionality of a microprocessor. The microprocessor performs a two-phase self-test. In the first phase, the microprocessor sequentially executes every micro-instruction, without allowing any micro-instruction jumps. A number of the first micro-instructions substantially initialize the microprocessor circuitry to a known state so that outputs generated by the microprocessor are deterministic. During this first phase, a number of output pins are driven so that an optional external test unit can monitor the output pins and compare the output values against expected values. In addition, cyclical redundancy registers monitor other circuits within the microprocessor. After successful completion of the first phase, the results of the first phase are reported and the second phase begins. The second phase comprises comprehensive micro-diagnostic testing. The second phase of the self test ends with the reporting of the results of the micro-diagnostic tests.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US19329294A | 1994-02-08 | 1994-02-08 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW234172B true TW234172B (en) | 1994-11-11 |
Family
ID=22713016
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW83101161A TW234172B (en) | 1994-02-08 | 1994-02-15 | Method and apparatus for testing the functionality of a microprocessor |
Country Status (2)
Country | Link |
---|---|
TW (1) | TW234172B (en) |
WO (1) | WO1995022107A1 (en) |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4439827A (en) * | 1981-12-28 | 1984-03-27 | Raytheon Company | Dual fetch microsequencer |
US4920538A (en) * | 1985-06-28 | 1990-04-24 | International Business Machines Corporation | Method of checking the execution of microcode sequences |
US5058007A (en) * | 1987-11-05 | 1991-10-15 | Raytheon Company | Next microinstruction generator in a microprogram control unit |
JPH0719215B2 (en) * | 1989-06-01 | 1995-03-06 | 三菱電機株式会社 | Microprocessor |
US5151981A (en) * | 1990-07-13 | 1992-09-29 | International Business Machines Corporation | Instruction sampling instrumentation |
-
1994
- 1994-02-15 TW TW83101161A patent/TW234172B/en not_active IP Right Cessation
-
1995
- 1995-02-08 WO PCT/US1995/001549 patent/WO1995022107A1/en active Application Filing
Also Published As
Publication number | Publication date |
---|---|
WO1995022107A1 (en) | 1995-08-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20030115525A1 (en) | Restartable logic bist controller | |
US4519078A (en) | LSI self-test method | |
US6760873B1 (en) | Built-in self test for speed and timing margin for a source synchronous IO interface | |
EP0259662A3 (en) | Method and apparatus for isolating faults in a digital logic circuit | |
US7934134B2 (en) | Method and apparatus for performing logic built-in self-testing of an integrated circuit | |
IE880956L (en) | A software verification apparatus | |
Pradhan et al. | A design for testability scheme to reduce test application time in full scan | |
ATE391300T1 (en) | MULTIPLE DETECTION DFT SYSTEM FOR DETECTING OR FINDING OUTSIDE CLOCK RANGE ERRORS DURING SELF TEST OR SCAN TEST | |
EP1647828B1 (en) | Automatic fault-testing of logic blocks using internal at-speed logic-BIST | |
US4680761A (en) | Self diagnostic Cyclic Analysis Testing System (CATS) for LSI/VLSI | |
EP0415614A2 (en) | Method and apparatus for generating control signals | |
EP0737337A4 (en) | Apparatus and method for testing integrated circuits | |
US6128754A (en) | Tester having event generation circuit for acquiring waveform by supplying strobe events for waveform acquisition rather than using strobe events specified by the test program | |
JP2006105997A (en) | Method and device for providing scanning pattern to electronic device | |
US7761764B2 (en) | System and method for self-test of integrated circuits | |
TW234172B (en) | Method and apparatus for testing the functionality of a microprocessor | |
Moorthy et al. | An efficient test pattern generator for high fault coverage in built-in-self-test applications | |
Cataldo et al. | Optimal hardware pattern generation for functional BIST | |
CN115877182A (en) | Chip aging test device and method | |
JP3196013B2 (en) | Logic integrated circuit | |
JPH04186176A (en) | Integrated circuit testing device | |
Pomeranz et al. | On methods to match a test pattern generator to a circuit-under-test | |
JPS54151478A (en) | Pin connection checking system of integrated circuits being tested in integrated circuit testing apparatus | |
SU723575A1 (en) | Discrete unit testing device | |
SU519713A1 (en) | Device for monitoring digital modules and quality control tests |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MK4A | Expiration of patent term of an invention patent |