JPH0439627B2 - - Google Patents
Info
- Publication number
- JPH0439627B2 JPH0439627B2 JP58096050A JP9605083A JPH0439627B2 JP H0439627 B2 JPH0439627 B2 JP H0439627B2 JP 58096050 A JP58096050 A JP 58096050A JP 9605083 A JP9605083 A JP 9605083A JP H0439627 B2 JPH0439627 B2 JP H0439627B2
- Authority
- JP
- Japan
- Prior art keywords
- under test
- logic circuit
- test
- pattern
- initial state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000002950 deficient Effects 0.000 claims description 10
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 5
- 230000000873 masking effect Effects 0.000 claims description 3
- 238000007493 shaping process Methods 0.000 description 5
- 230000003111 delayed effect Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000011990 functional testing Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 230000007547 defect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 230000015607 signal release Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
- G01R31/31908—Tester set-up, e.g. configuring the tester to the device under test [DUT], down loading test patterns
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Logic Circuits (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58096050A JPS59221679A (ja) | 1983-05-31 | 1983-05-31 | 論理回路試験装置 |
US06/615,793 US4583041A (en) | 1983-05-31 | 1984-05-31 | Logic circuit test system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58096050A JPS59221679A (ja) | 1983-05-31 | 1983-05-31 | 論理回路試験装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59221679A JPS59221679A (ja) | 1984-12-13 |
JPH0439627B2 true JPH0439627B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1992-06-30 |
Family
ID=14154632
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58096050A Granted JPS59221679A (ja) | 1983-05-31 | 1983-05-31 | 論理回路試験装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59221679A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4588945A (en) * | 1983-06-13 | 1986-05-13 | Hewlett-Packard Company | High throughput circuit tester and test technique avoiding overdriving damage |
-
1983
- 1983-05-31 JP JP58096050A patent/JPS59221679A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59221679A (ja) | 1984-12-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6232511B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
US6615379B1 (en) | Method and apparatus for testing a logic device | |
US6049900A (en) | Automatic parallel electronic component testing method and equipment | |
US5996099A (en) | Method and apparatus for automatically testing electronic components in parallel utilizing different timing signals for each electronic component | |
US4583041A (en) | Logic circuit test system | |
US6351834B1 (en) | Apparatus for testing semiconductor device | |
JPH0439627B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
US6246971B1 (en) | Testing asynchronous circuits | |
JP2985056B2 (ja) | Ic試験装置 | |
JP2624377B2 (ja) | バーンイン装置 | |
JP4526176B2 (ja) | Ic試験装置 | |
JPH01136080A (ja) | 集積回路素子のテスト装置 | |
JP2939571B2 (ja) | 機能テストプログラム生成システム | |
JP3329221B2 (ja) | Lsi試験装置 | |
JPH0377079A (ja) | 半導体検査装置 | |
SU1262430A1 (ru) | Устройство дл испытани электронных логических схем | |
JPH06109809A (ja) | 半導体集積回路の試験装置 | |
JPH117461A (ja) | 論理シミュレーション方法およびテストパターン生成装置 | |
JPH11503544A (ja) | 電子部品を並列に自動的に試験する方法及び装置 | |
JP3818087B2 (ja) | 半導体集積回路装置 | |
JP3317231B2 (ja) | スキュー検証方法 | |
JPH11295389A (ja) | ディジタル部品実装試験装置 | |
JPH0434703B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPH06258395A (ja) | 自動同期試験方法及び自動同期試験回路 | |
JPH07128400A (ja) | 半導体装置の自己検査装置 |