JPH0436464B2 - - Google Patents
Info
- Publication number
- JPH0436464B2 JPH0436464B2 JP58085343A JP8534383A JPH0436464B2 JP H0436464 B2 JPH0436464 B2 JP H0436464B2 JP 58085343 A JP58085343 A JP 58085343A JP 8534383 A JP8534383 A JP 8534383A JP H0436464 B2 JPH0436464 B2 JP H0436464B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit element
- flip
- scan
- scan chain
- product name
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP58085343A JPS59210657A (ja) | 1983-05-16 | 1983-05-16 | 回路素子の品種名識別方法 | 
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP58085343A JPS59210657A (ja) | 1983-05-16 | 1983-05-16 | 回路素子の品種名識別方法 | 
Publications (2)
| Publication Number | Publication Date | 
|---|---|
| JPS59210657A JPS59210657A (ja) | 1984-11-29 | 
| JPH0436464B2 true JPH0436464B2 (OSRAM) | 1992-06-16 | 
Family
ID=13856004
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date | 
|---|---|---|---|
| JP58085343A Granted JPS59210657A (ja) | 1983-05-16 | 1983-05-16 | 回路素子の品種名識別方法 | 
Country Status (1)
| Country | Link | 
|---|---|
| JP (1) | JPS59210657A (OSRAM) | 
- 
        1983
        - 1983-05-16 JP JP58085343A patent/JPS59210657A/ja active Granted
 
Also Published As
| Publication number | Publication date | 
|---|---|
| JPS59210657A (ja) | 1984-11-29 | 
Similar Documents
| Publication | Publication Date | Title | 
|---|---|---|
| US5115435A (en) | Method and apparatus for bus executed boundary scanning | |
| US4947395A (en) | Bus executed scan testing method and apparatus | |
| JPS613400A (ja) | チツプ上の高密度メモリを試験する方法と装置 | |
| US4575674A (en) | Macrocell array having real time diagnostics | |
| JPH0746120B2 (ja) | テスト容易化回路及びテスト方法 | |
| JPH0436464B2 (OSRAM) | ||
| JPS5957454A (ja) | 双方向スイツチング回路 | |
| JPS59211146A (ja) | スキヤンイン方法 | |
| JPS59205799A (ja) | 回路素子の品種名識別方式 | |
| JPS6173075A (ja) | Lsi論理状態抽出方式 | |
| JPH0464034B2 (OSRAM) | ||
| KR0121943B1 (ko) | 바운더리 스캔의 3직렬 시프트 레지스터 | |
| JPH0389178A (ja) | 半導体集積回路 | |
| JPH0766030B2 (ja) | 論理パッケージの診断方法 | |
| JPS60245053A (ja) | 論理回路の診断方式 | |
| JPS63255672A (ja) | 回路ブロツクテスト回路 | |
| JPH1040277A (ja) | Cad装置 | |
| JPH04339428A (ja) | 信号伝送方法と試験回路 | |
| JPH0344781A (ja) | 大規模集積回路 | |
| CN120034178A (zh) | 管脚复用电路及网络设备 | |
| KR920001180B1 (ko) | 팩시밀리의 입출력부 제어회로 | |
| JPS60247751A (ja) | 論理回路の構成方式 | |
| JPS60192343A (ja) | 半導体集積回路 | |
| JPS62150181A (ja) | 大規模集積回路の試験方式 | |
| JPS634211B2 (OSRAM) |