JPH0434182B2 - - Google Patents

Info

Publication number
JPH0434182B2
JPH0434182B2 JP62020175A JP2017587A JPH0434182B2 JP H0434182 B2 JPH0434182 B2 JP H0434182B2 JP 62020175 A JP62020175 A JP 62020175A JP 2017587 A JP2017587 A JP 2017587A JP H0434182 B2 JPH0434182 B2 JP H0434182B2
Authority
JP
Japan
Prior art keywords
port
data
bit
bus
trace
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62020175A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63188245A (ja
Inventor
Kenichiro Kuno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yokogawa Electric Corp
Original Assignee
Yokogawa Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yokogawa Electric Corp filed Critical Yokogawa Electric Corp
Priority to JP62020175A priority Critical patent/JPS63188245A/ja
Publication of JPS63188245A publication Critical patent/JPS63188245A/ja
Publication of JPH0434182B2 publication Critical patent/JPH0434182B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
JP62020175A 1987-01-30 1987-01-30 Ｉ／ｏポ−トトレ−ス方法 Granted JPS63188245A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62020175A JPS63188245A (ja) 1987-01-30 1987-01-30 Ｉ／ｏポ−トトレ−ス方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62020175A JPS63188245A (ja) 1987-01-30 1987-01-30 Ｉ／ｏポ−トトレ−ス方法

Publications (2)

Publication Number Publication Date
JPS63188245A JPS63188245A (ja) 1988-08-03
JPH0434182B2 true JPH0434182B2 (https=) 1992-06-05

Family

ID=12019840

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62020175A Granted JPS63188245A (ja) 1987-01-30 1987-01-30 Ｉ／ｏポ−トトレ−ス方法

Country Status (1)

Country Link
JP (1) JPS63188245A (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0713806A (ja) * 1993-06-22 1995-01-17 Nec Corp マイクロプロセッサのバストレース装置

Also Published As

Publication number Publication date
JPS63188245A (ja) 1988-08-03

Similar Documents

Publication Publication Date Title
KR100214435B1 (ko) 동기식 버스트 엑세스 메모리
EP0378426B1 (en) Data transfer using bus address lines
US5201036A (en) Data processor having wait state control unit
US4873671A (en) Sequential read access of serial memories with a user defined starting address
US6216191B1 (en) Field programmable gate array having a dedicated processor interface
JPS61253555A (ja) トランザクシヨン・アナライザ
JP2002323995A (ja) トレース回路
JP2762138B2 (ja) メモリコントロールユニット
US5093902A (en) Memory control apparatus for accessing an image memory in cycle stealing fashion to read and write videotex signals
US6230263B1 (en) Data processing system processor delay instruction
GB2060961A (en) Data processing system having memory modules with distributed address information
JPH0434182B2 (https=)
JP2005141532A (ja) システムデバッグ装置
JPH05173986A (ja) プログラマブルコントローラ
JP2615050B2 (ja) 半導体メモリ
EP4099176A1 (en) Semiconductor device
US6292861B1 (en) Processor having interface with bus arbitration circuit
JPS59178667A (ja) メモリ装置
JP3528198B2 (ja) 計算機システム
US20020069311A1 (en) Bus control device
JPH064398A (ja) 情報処理装置
JP3281898B2 (ja) メモリ搭載半導体装置及びメモリテスト方法
JPH0430052B2 (https=)
JP2814543B2 (ja) 信号選択伝送回路とそのタスク処理方法
JPS61201362A (ja) ウエイトサイクル插入回路