JPS63188245A - Ｉ／ｏポ−トトレ−ス方法 - Google Patents

Ｉ／ｏポ−トトレ−ス方法

Info

Publication number
JPS63188245A
JPS63188245A JP62020175A JP2017587A JPS63188245A JP S63188245 A JPS63188245 A JP S63188245A JP 62020175 A JP62020175 A JP 62020175A JP 2017587 A JP2017587 A JP 2017587A JP S63188245 A JPS63188245 A JP S63188245A
Authority
JP
Japan
Prior art keywords
port
data
bit
tracing
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62020175A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0434182B2 (https=
Inventor
Kenichiro Kuno
久野　賢一郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yokogawa Electric Corp
Original Assignee
Yokogawa Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yokogawa Electric Corp filed Critical Yokogawa Electric Corp
Priority to JP62020175A priority Critical patent/JPS63188245A/ja
Publication of JPS63188245A publication Critical patent/JPS63188245A/ja
Publication of JPH0434182B2 publication Critical patent/JPH0434182B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
JP62020175A 1987-01-30 1987-01-30 Ｉ／ｏポ−トトレ−ス方法 Granted JPS63188245A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62020175A JPS63188245A (ja) 1987-01-30 1987-01-30 Ｉ／ｏポ−トトレ−ス方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62020175A JPS63188245A (ja) 1987-01-30 1987-01-30 Ｉ／ｏポ−トトレ−ス方法

Publications (2)

Publication Number Publication Date
JPS63188245A true JPS63188245A (ja) 1988-08-03
JPH0434182B2 JPH0434182B2 (https=) 1992-06-05

Family

ID=12019840

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62020175A Granted JPS63188245A (ja) 1987-01-30 1987-01-30 Ｉ／ｏポ−トトレ−ス方法

Country Status (1)

Country Link
JP (1) JPS63188245A (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0713806A (ja) * 1993-06-22 1995-01-17 Nec Corp マイクロプロセッサのバストレース装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0713806A (ja) * 1993-06-22 1995-01-17 Nec Corp マイクロプロセッサのバストレース装置

Also Published As

Publication number Publication date
JPH0434182B2 (https=) 1992-06-05

Similar Documents

Publication Publication Date Title
US6523136B1 (en) Semiconductor integrated circuit device with processor
KR100287355B1 (ko) 그래픽/영상을 처리하기 위한 스마트 비디오 메모리 및 그 처리 방법
US5289584A (en) Memory system with FIFO data input
US6216191B1 (en) Field programmable gate array having a dedicated processor interface
JPH03156791A (ja) 半導体メモリ
JPH08263395A (ja) バス状態分析器及びその内部バス試し方法
JP2002323995A (ja) トレース回路
JPS61253555A (ja) トランザクシヨン・アナライザ
EP0560940A1 (en) DEVICE FOR AN IN-CIRCUIT TEST WITH A MINIMUM MEMORY.
US4958304A (en) Computer with interface for fast and slow memory circuits
US5287455A (en) ROM socket communication device for data transfer beween a host computer and a microprocessor based system
JP2591825B2 (ja) 圧縮データを用いた論理回路試験方法及びその装置
JPH0256760B2 (https=)
JPS63188245A (ja) Ｉ／ｏポ−トトレ−ス方法
GB2060961A (en) Data processing system having memory modules with distributed address information
US6665748B1 (en) Specialized PCMCIA host adapter for use with low cost microprocessors
US5644579A (en) Bi-directional data transfer system enabling forward/reverse bit sequences
JPH064398A (ja) 情報処理装置
KR100460761B1 (ko) 마이크로콘트롤러 개발 시스템을 지원하는 장치
KR100399674B1 (ko) 데이터처리기및액세스방법
JPH0391195A (ja) メモリ回路
JP3086135B2 (ja) データ信号の観測方法
JPH0567035A (ja) Ｄｍａ転送におけるデータアライメント方式
JPH05264673A (ja) 半導体集積回路装置における内蔵ｒａｍの試験方法
JPS61201362A (ja) ウエイトサイクル插入回路