JPH0432415B2 - - Google Patents
Info
- Publication number
- JPH0432415B2 JPH0432415B2 JP56214134A JP21413481A JPH0432415B2 JP H0432415 B2 JPH0432415 B2 JP H0432415B2 JP 56214134 A JP56214134 A JP 56214134A JP 21413481 A JP21413481 A JP 21413481A JP H0432415 B2 JPH0432415 B2 JP H0432415B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- address translation
- buffer
- instruction
- logical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
- Advance Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56214134A JPS58115680A (ja) | 1981-12-28 | 1981-12-28 | 情報処理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56214134A JPS58115680A (ja) | 1981-12-28 | 1981-12-28 | 情報処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58115680A JPS58115680A (ja) | 1983-07-09 |
| JPH0432415B2 true JPH0432415B2 (enrdf_load_html_response) | 1992-05-29 |
Family
ID=16650785
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56214134A Granted JPS58115680A (ja) | 1981-12-28 | 1981-12-28 | 情報処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58115680A (enrdf_load_html_response) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0827718B2 (ja) * | 1983-10-05 | 1996-03-21 | 株式会社日立製作所 | 情報処理装置 |
| JPS63197232A (ja) * | 1987-02-12 | 1988-08-16 | Toshiba Corp | マイクロプロセツサ |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5931148B2 (ja) * | 1980-03-24 | 1984-07-31 | 富士通株式会社 | デ−タ処理装置 |
-
1981
- 1981-12-28 JP JP56214134A patent/JPS58115680A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58115680A (ja) | 1983-07-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5265236A (en) | Method and apparatus for increasing the speed of memory access in a virtual memory system having fast page mode | |
| JPH0137773B2 (enrdf_load_html_response) | ||
| GB2242294A (en) | Memory architecture using page mode writes and single level write buffering | |
| JPH0997214A (ja) | 補助プロセッサのためのアドレス変換を含む情報処理システム | |
| JPH0564813B2 (enrdf_load_html_response) | ||
| US6044447A (en) | Method and apparatus for communicating translation command information in a multithreaded environment | |
| CN100495363C (zh) | 用于缺失情况下的缓存命中冲突处理的方法和系统 | |
| JPH0432415B2 (enrdf_load_html_response) | ||
| KR960007833B1 (ko) | 고속 페이지 모드 선택을 위한 방법 및 장치 | |
| JPS61217834A (ja) | デ−タ処理装置 | |
| JP3013996B2 (ja) | 情報処理装置 | |
| JP2845754B2 (ja) | マルチプロセッサシステム | |
| JP2000347941A (ja) | キャッシュメモリ装置 | |
| JP3171289B2 (ja) | 情報処理装置 | |
| JPH041373B2 (enrdf_load_html_response) | ||
| JP2507544B2 (ja) | 記憶制御装置 | |
| JPS63214852A (ja) | アドレス変換バッファ | |
| JP2917915B2 (ja) | マルチプロセッサシステム | |
| JP2791319B2 (ja) | データ処理装置 | |
| JPH057740B2 (enrdf_load_html_response) | ||
| CN1040446A (zh) | 用于访问高速缓冲存储器单元的改进的虚拟到实地址翻译装置和方法 | |
| JPH04302044A (ja) | マルチプロセッサシステム | |
| JPH0713865A (ja) | キャッシュメモリ制御システム | |
| JPH05289940A (ja) | キャッシュメモリ制御システム | |
| JPH01230152A (ja) | キヤツシユ記憶装置 |