JPH0432407B2 - - Google Patents

Info

Publication number
JPH0432407B2
JPH0432407B2 JP57223530A JP22353082A JPH0432407B2 JP H0432407 B2 JPH0432407 B2 JP H0432407B2 JP 57223530 A JP57223530 A JP 57223530A JP 22353082 A JP22353082 A JP 22353082A JP H0432407 B2 JPH0432407 B2 JP H0432407B2
Authority
JP
Japan
Prior art keywords
data
circuit
lsi
output
center
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57223530A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59112332A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP57223530A priority Critical patent/JPS59112332A/ja
Publication of JPS59112332A publication Critical patent/JPS59112332A/ja
Publication of JPH0432407B2 publication Critical patent/JPH0432407B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/02Input arrangements using manually operated switches, e.g. using keyboards or dials
    • G06F3/0227Cooperation and interconnection of the input arrangement with other functional units of a computer

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Input From Keyboards Or The Like (AREA)
  • Information Transfer Systems (AREA)
  • Computer And Data Communications (AREA)
  • Communication Control (AREA)
JP57223530A 1982-12-20 1982-12-20 デ−タ伝送装置 Granted JPS59112332A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57223530A JPS59112332A (ja) 1982-12-20 1982-12-20 デ−タ伝送装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57223530A JPS59112332A (ja) 1982-12-20 1982-12-20 デ−タ伝送装置

Publications (2)

Publication Number Publication Date
JPS59112332A JPS59112332A (ja) 1984-06-28
JPH0432407B2 true JPH0432407B2 (enrdf_load_html_response) 1992-05-29

Family

ID=16799588

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57223530A Granted JPS59112332A (ja) 1982-12-20 1982-12-20 デ−タ伝送装置

Country Status (1)

Country Link
JP (1) JPS59112332A (enrdf_load_html_response)

Also Published As

Publication number Publication date
JPS59112332A (ja) 1984-06-28

Similar Documents

Publication Publication Date Title
US4134073A (en) Clock system having adaptive synchronization feature
JPH0319740B2 (enrdf_load_html_response)
JPS6239580B2 (enrdf_load_html_response)
JPH0432407B2 (enrdf_load_html_response)
US5808485A (en) Clock clamping circuit that prevents clock glitching and method therefor
JPH0565893B2 (enrdf_load_html_response)
JPH01137353A (ja) インタフエース回路
JPH04369064A (ja) 割込処理制御方法及びその装置
JP2945196B2 (ja) マイクロコンピュータ
KR940003332B1 (ko) 시스템 버스의 사용량을 조절할 수 있는 버스 리퀘스터
JPS5926415Y2 (ja) ディジタルインタ−フエイス回路
JP2575920Y2 (ja) 切替情報発出回路
JPH02280263A (ja) マイクロプロセッサ
FR2416509A1 (fr) Dispositif d'introduction des informations provenant de capteurs numeriques
JPH02214337A (ja) 予備回線切替制御回路
JPS61180357A (ja) デ−タラツチ回路
JPS59188732A (ja) デイスプレイ装置
JPS59133627A (ja) マイクロコンピユ−タの入出力回路
JPH06314345A (ja) Cpu直列式インタフェース処理法及びその装置
JPS62266610A (ja) パワ−オンリセツト方式
JPS59112333A (ja) デ−タ伝送装置
JPH06103464B2 (ja) 割込信号制御方式
JPH02189612A (ja) 出力インタフェース装置
JPH0628197A (ja) 切替要求信号受付制御方式
JPS61131020A (ja) キ−ボ−ド装置