JPH0426742B2 - - Google Patents
Info
- Publication number
- JPH0426742B2 JPH0426742B2 JP60287244A JP28724485A JPH0426742B2 JP H0426742 B2 JPH0426742 B2 JP H0426742B2 JP 60287244 A JP60287244 A JP 60287244A JP 28724485 A JP28724485 A JP 28724485A JP H0426742 B2 JPH0426742 B2 JP H0426742B2
- Authority
- JP
- Japan
- Prior art keywords
- information
- transfer
- layer
- data buffer
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000000872 buffer Substances 0.000 claims description 49
- 230000015654 memory Effects 0.000 claims description 43
- 238000000034 method Methods 0.000 claims description 18
- 239000010410 layer Substances 0.000 description 48
- 230000005540 biological transmission Effects 0.000 description 15
- 239000011229 interlayer Substances 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 238000004891 communication Methods 0.000 description 4
- 102100033270 Cyclin-dependent kinase inhibitor 1 Human genes 0.000 description 1
- 101000944380 Homo sapiens Cyclin-dependent kinase inhibitor 1 Proteins 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000000638 solvent extraction Methods 0.000 description 1
Landscapes
- Multi Processors (AREA)
- Computer And Data Communications (AREA)
- Memory System (AREA)
- Communication Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60287244A JPS62145450A (ja) | 1985-12-20 | 1985-12-20 | 情報転送方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60287244A JPS62145450A (ja) | 1985-12-20 | 1985-12-20 | 情報転送方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62145450A JPS62145450A (ja) | 1987-06-29 |
| JPH0426742B2 true JPH0426742B2 (enExample) | 1992-05-08 |
Family
ID=17714894
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60287244A Granted JPS62145450A (ja) | 1985-12-20 | 1985-12-20 | 情報転送方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62145450A (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0251759A (ja) * | 1988-08-15 | 1990-02-21 | Fujitsu Ltd | アダプタ制御方式 |
| EP0859326A3 (en) | 1997-02-14 | 1999-05-12 | Canon Kabushiki Kaisha | Data transmission apparatus, system and method, and image processing apparatus |
| JP4833162B2 (ja) * | 2007-07-11 | 2011-12-07 | 株式会社三井ハイテック | 積層鉄心 |
-
1985
- 1985-12-20 JP JP60287244A patent/JPS62145450A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62145450A (ja) | 1987-06-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5574944A (en) | System for accessing distributed memory by breaking each accepted access request into series of instructions by using sets of parameters defined as logical channel context | |
| US6925512B2 (en) | Communication between two embedded processors | |
| CN104199798B (zh) | 经由总线的地址信道的协作写入 | |
| JPH09293015A (ja) | メモリシステムおよびそれに用いられる半導体記憶装置 | |
| US5265228A (en) | Apparatus for transfer of data units between buses | |
| JPH0426742B2 (enExample) | ||
| US6026032A (en) | High speed data buffer using a virtual first-in-first-out register | |
| US20040193830A1 (en) | Method and apparatus for address translation pre-fetch | |
| JPH0378660B2 (enExample) | ||
| KR100950356B1 (ko) | 다중 코히런시 단위들을 지원하는 데이터 전송 유닛 | |
| JPH0471060A (ja) | 半導体集積回路 | |
| KR20040066311A (ko) | 직접 메모리 접근매체의 데이터 전송 장치 및 방법 | |
| JPH11149455A (ja) | メモリディスク共有方法及びその実施装置 | |
| JP3178474B2 (ja) | 通信制御装置 | |
| JP2546901B2 (ja) | 通信制御装置 | |
| EP0789363B1 (en) | Memory system and data communications system | |
| JP3371978B2 (ja) | 情報処理装置 | |
| EP1668525B1 (en) | Data transfer management method, software and system | |
| JP3036809B2 (ja) | マイクロコンピュータにおけるバッファ管理方式 | |
| JPH0115100B2 (enExample) | ||
| JPS63259746A (ja) | バンクメモリ間のデ−タ転送方式 | |
| JPS6055459A (ja) | プロツクデ−タ転送記憶制御方法 | |
| JPH01274547A (ja) | Ｈｄｌｃ制御装置 | |
| JPS63305447A (ja) | メモリアクセス制御回路 | |
| JPH07141283A (ja) | メインメモリを介してデータ転送するデータ転送システム |