JPH0422021B2 - - Google Patents
Info
- Publication number
- JPH0422021B2 JPH0422021B2 JP56170027A JP17002781A JPH0422021B2 JP H0422021 B2 JPH0422021 B2 JP H0422021B2 JP 56170027 A JP56170027 A JP 56170027A JP 17002781 A JP17002781 A JP 17002781A JP H0422021 B2 JPH0422021 B2 JP H0422021B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- etching
- substrate
- groove
- sio
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H10W10/014—
-
- H10W10/17—
Landscapes
- Local Oxidation Of Silicon (AREA)
- Drying Of Semiconductors (AREA)
- Element Separation (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56170027A JPS5871638A (ja) | 1981-10-26 | 1981-10-26 | エツチング方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56170027A JPS5871638A (ja) | 1981-10-26 | 1981-10-26 | エツチング方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5871638A JPS5871638A (ja) | 1983-04-28 |
| JPH0422021B2 true JPH0422021B2 (enExample) | 1992-04-15 |
Family
ID=15897238
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56170027A Granted JPS5871638A (ja) | 1981-10-26 | 1981-10-26 | エツチング方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5871638A (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3242113A1 (de) * | 1982-11-13 | 1984-05-24 | Ibm Deutschland Gmbh, 7000 Stuttgart | Verfahren zur herstellung einer duennen dielektrischen isolation in einem siliciumhalbleiterkoerper |
| JPS60241231A (ja) * | 1984-05-15 | 1985-11-30 | Nippon Telegr & Teleph Corp <Ntt> | 半導体集積回路装置の製法 |
| US5004703A (en) * | 1989-07-21 | 1991-04-02 | Motorola | Multiple trench semiconductor structure method |
| US5256592A (en) * | 1989-10-20 | 1993-10-26 | Oki Electric Industry Co., Ltd. | Method for fabricating a semiconductor integrated circuit device |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4209349A (en) * | 1978-11-03 | 1980-06-24 | International Business Machines Corporation | Method for forming a narrow dimensioned mask opening on a silicon body utilizing reactive ion etching |
-
1981
- 1981-10-26 JP JP56170027A patent/JPS5871638A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5871638A (ja) | 1983-04-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0545263B1 (en) | Method of forming trench isolation having polishing step and method of manufacturing semiconductor device | |
| JPH0329172B2 (enExample) | ||
| EP1704433B1 (en) | Silicon optical device | |
| JPS5837987B2 (ja) | 埋設酸化物分離領域の形成方法 | |
| JPH02156552A (ja) | 半導体装置およびその製造方法 | |
| JPS6116546A (ja) | 絶縁溝に対する局部区域酸化物の自動位置決め方法 | |
| JPH0580148B2 (enExample) | ||
| JPS6115344A (ja) | 半導体構造体の形成方法 | |
| JPS63107119A (ja) | ステップ絶縁層を有する集積回路の製造方法 | |
| EP0369953B1 (en) | Tapering of holes through dielectric layers for forming contacts in integrated devices | |
| JP2553702B2 (ja) | 半導体装置およびその製造方法 | |
| JPS6038832A (ja) | 半導体装置とその製造方法 | |
| JPH0422021B2 (enExample) | ||
| JPH05849B2 (enExample) | ||
| JPS6214439A (ja) | 半導体装置の製造方法 | |
| USRE34400E (en) | Method for fabricating isolation region in semiconductor devices | |
| JPS6358370B2 (enExample) | ||
| JP2550601B2 (ja) | 半導体装置の製造方法 | |
| JP2786259B2 (ja) | 半導体素子の製造方法 | |
| JPH0571129B2 (enExample) | ||
| JPH0481329B2 (enExample) | ||
| JPS5950540A (ja) | 半導体装置の製造方法 | |
| JP3057511B2 (ja) | 凹部の埋め込み工程を有する半導体装置の製造方法 | |
| JPH0249017B2 (enExample) | ||
| JPS6312381B2 (enExample) |