JPH0419564B2 - - Google Patents
Info
- Publication number
- JPH0419564B2 JPH0419564B2 JP60092860A JP9286085A JPH0419564B2 JP H0419564 B2 JPH0419564 B2 JP H0419564B2 JP 60092860 A JP60092860 A JP 60092860A JP 9286085 A JP9286085 A JP 9286085A JP H0419564 B2 JPH0419564 B2 JP H0419564B2
- Authority
- JP
- Japan
- Prior art keywords
- flip
- flop
- clock signal
- signal
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000002401 inhibitory effect Effects 0.000 claims description 2
- 102100040862 Dual specificity protein kinase CLK1 Human genes 0.000 description 30
- 102100040844 Dual specificity protein kinase CLK2 Human genes 0.000 description 28
- 101000749291 Homo sapiens Dual specificity protein kinase CLK2 Proteins 0.000 description 28
- 101000749294 Homo sapiens Dual specificity protein kinase CLK1 Proteins 0.000 description 23
- 101100194362 Schizosaccharomyces pombe (strain 972 / ATCC 24843) res1 gene Proteins 0.000 description 7
- 230000000630 rising effect Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 3
- 230000003111 delayed effect Effects 0.000 description 2
- 102100040856 Dual specificity protein kinase CLK3 Human genes 0.000 description 1
- 101000749304 Homo sapiens Dual specificity protein kinase CLK3 Proteins 0.000 description 1
- SQVRNKJHWKZAKO-PFQGKNLYSA-N N-acetyl-beta-neuraminic acid Chemical compound CC(=O)N[C@@H]1[C@@H](O)C[C@@](O)(C(O)=O)O[C@H]1[C@H](O)[C@H](O)CO SQVRNKJHWKZAKO-PFQGKNLYSA-N 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60092860A JPS61250716A (ja) | 1985-04-30 | 1985-04-30 | タイミング制御回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60092860A JPS61250716A (ja) | 1985-04-30 | 1985-04-30 | タイミング制御回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61250716A JPS61250716A (ja) | 1986-11-07 |
JPH0419564B2 true JPH0419564B2 (enrdf_load_html_response) | 1992-03-30 |
Family
ID=14066183
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60092860A Granted JPS61250716A (ja) | 1985-04-30 | 1985-04-30 | タイミング制御回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61250716A (enrdf_load_html_response) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2601262B2 (ja) * | 1986-10-24 | 1997-04-16 | キヤノン株式会社 | マルチ電子ビーム撮像装置 |
-
1985
- 1985-04-30 JP JP60092860A patent/JPS61250716A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61250716A (ja) | 1986-11-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5018168A (en) | Clock signal conversion circuit | |
JPS62245814A (ja) | パルス回路 | |
JPH0419564B2 (enrdf_load_html_response) | ||
US4335596A (en) | Device for measuring the operation of a timepiece movement | |
JPH043132B2 (enrdf_load_html_response) | ||
US4164712A (en) | Continuous counting system | |
JPH02250674A (ja) | インバータのオンディレイ回路 | |
JPH0311977Y2 (enrdf_load_html_response) | ||
JPH0411133B2 (enrdf_load_html_response) | ||
SU1109803A1 (ru) | Блок формировани тактирующих сигналов дл доменного запоминающего устройства | |
JPS63131724A (ja) | カウンタ入力ゲ−ト回路 | |
SU1224988A1 (ru) | Устройство дл задержки импульсных сигналов | |
KR960003735Y1 (ko) | 오동작 방지용 클럭 발생회로 | |
JP2543108B2 (ja) | 同期パルス発生装置 | |
SU1187099A1 (ru) | Устройство дл дискретной регулировки фазы | |
JPH04156714A (ja) | 遅延回路 | |
JPH07120940B2 (ja) | 発振回路 | |
JPH0523628B2 (enrdf_load_html_response) | ||
JPH0336812A (ja) | 同期回路 | |
JPH0786889A (ja) | パルス信号発生回路 | |
JPS6248402B2 (enrdf_load_html_response) | ||
JPH037419A (ja) | 周波数判別回路 | |
JPH05347553A (ja) | タイマ回路 | |
JPS59191927A (ja) | 同期回路 | |
JPH0677228B2 (ja) | クロック信号発生回路 |