JPH0410739B2 - - Google Patents

Info

Publication number
JPH0410739B2
JPH0410739B2 JP18109683A JP18109683A JPH0410739B2 JP H0410739 B2 JPH0410739 B2 JP H0410739B2 JP 18109683 A JP18109683 A JP 18109683A JP 18109683 A JP18109683 A JP 18109683A JP H0410739 B2 JPH0410739 B2 JP H0410739B2
Authority
JP
Japan
Prior art keywords
oxide film
silicon
substrate
dry etching
etching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP18109683A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6074441A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP18109683A priority Critical patent/JPS6074441A/ja
Publication of JPS6074441A publication Critical patent/JPS6074441A/ja
Publication of JPH0410739B2 publication Critical patent/JPH0410739B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
  • Weting (AREA)
JP18109683A 1983-09-29 1983-09-29 半導体層の表面処理方法 Granted JPS6074441A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18109683A JPS6074441A (ja) 1983-09-29 1983-09-29 半導体層の表面処理方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18109683A JPS6074441A (ja) 1983-09-29 1983-09-29 半導体層の表面処理方法

Publications (2)

Publication Number Publication Date
JPS6074441A JPS6074441A (ja) 1985-04-26
JPH0410739B2 true JPH0410739B2 (de) 1992-02-26

Family

ID=16094758

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18109683A Granted JPS6074441A (ja) 1983-09-29 1983-09-29 半導体層の表面処理方法

Country Status (1)

Country Link
JP (1) JPS6074441A (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4701998A (en) * 1985-12-02 1987-10-27 International Business Machines Corporation Method for fabricating a bipolar transistor
US4897154A (en) * 1986-07-03 1990-01-30 International Business Machines Corporation Post dry-etch cleaning method for restoring wafer properties
JP2736061B2 (ja) * 1987-09-17 1998-04-02 株式会社東芝 半導体装置の製造方法
US4886765A (en) * 1988-10-26 1989-12-12 American Telephone And Telegraph Company, At&T Bell Laboratories Method of making silicides by heating in oxygen to remove contamination

Also Published As

Publication number Publication date
JPS6074441A (ja) 1985-04-26

Similar Documents

Publication Publication Date Title
US4176003A (en) Method for enhancing the adhesion of photoresist to polysilicon
US4131496A (en) Method of making silicon on sapphire field effect transistors with specifically aligned gates
JPS61135115A (ja) 半導体基板上にエピタキシヤル膜成長を選択的にパターン化する方法
JPS6359251B2 (de)
JPS61285714A (ja) 半導体構造の製造方法
US4800170A (en) Process for forming in a silicon oxide layer a portion with vertical side walls
JPH0410739B2 (de)
JPS5914549B2 (ja) プラズマ・クリ−ニング・エッチ法
US4052251A (en) Method of etching sapphire utilizing sulfur hexafluoride
JPH0133933B2 (de)
JPS5812732B2 (ja) 半導体装置の製法
JP2595935B2 (ja) 表面清浄化方法
CN114188213B (zh) 一种解决碳化硅晶圆传送失效的方法
JP3080860B2 (ja) ドライエッチング方法
JPH0468770B2 (de)
JPS63124419A (ja) ドライエツチング方法
JPS59110119A (ja) 半導体層の表面処理方法
JP2998336B2 (ja) 化合物半導体のエッチング方法および半導体構造の形成方法
KR0147417B1 (ko) 반도체 소자의 식각 피해영역 제거방법
JPH0611038B2 (ja) 表面処理方法
JP2637950B2 (ja) 表面清浄化方法
JPS5961124A (ja) 薄膜形成方法
KR930008845B1 (ko) 반도체소자의 소자 격리방법
JPH0650739B2 (ja) 半導体装置のゲッタリング方法
JP2002009051A (ja) 半導体ウェーハのドライエッチング方法およびエピタキシャルウェーハの製造方法