JPH039593B2 - - Google Patents
Info
- Publication number
- JPH039593B2 JPH039593B2 JP58038526A JP3852683A JPH039593B2 JP H039593 B2 JPH039593 B2 JP H039593B2 JP 58038526 A JP58038526 A JP 58038526A JP 3852683 A JP3852683 A JP 3852683A JP H039593 B2 JPH039593 B2 JP H039593B2
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- terminals
- matrix
- holes
- board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Connections Arranged To Contact A Plurality Of Conductors (AREA)
- Connector Housings Or Holding Contact Members (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3852683A JPS59165382A (ja) | 1983-03-09 | 1983-03-09 | マトリクス端子板 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3852683A JPS59165382A (ja) | 1983-03-09 | 1983-03-09 | マトリクス端子板 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59165382A JPS59165382A (ja) | 1984-09-18 |
JPH039593B2 true JPH039593B2 (en, 2012) | 1991-02-08 |
Family
ID=12527719
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3852683A Granted JPS59165382A (ja) | 1983-03-09 | 1983-03-09 | マトリクス端子板 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59165382A (en, 2012) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5365658A (en) * | 1990-06-27 | 1994-11-22 | Digital Equipment Corporation | Method for forming an electrical interconnection |
CA2042489C (en) * | 1990-06-27 | 1996-10-01 | Mike Freeman | Wiring distribution system and devices for building wiring |
JP2008118030A (ja) * | 2006-11-07 | 2008-05-22 | Yamaha Corp | 表面実装型半導体パッケージ及び端子板 |
JP2008140560A (ja) * | 2006-11-30 | 2008-06-19 | Nidec-Read Corp | 多極コネクタ |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4824314U (en, 2012) * | 1971-07-27 | 1973-03-22 | ||
JPS5344765U (en, 2012) * | 1976-09-21 | 1978-04-17 | ||
JPS6333334Y2 (en, 2012) * | 1979-10-31 | 1988-09-06 |
-
1983
- 1983-03-09 JP JP3852683A patent/JPS59165382A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59165382A (ja) | 1984-09-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3783783T2 (de) | Plastikumhuellter chiptraeger und verfahren zu dessen herstellung. | |
US20010008041A1 (en) | Method for manufacturing insert-resin-molded product and product produced thereby | |
US3368114A (en) | Microelectronic circuit packages with improved connection structure | |
EP0317310A3 (en) | Molded-in lead frames | |
DE60017695T2 (de) | Elektrischer Verbinderanschlusskasten | |
JPS6332223B2 (en, 2012) | ||
JPH0418436B2 (en, 2012) | ||
JPH039593B2 (en, 2012) | ||
US3193611A (en) | Electronic pellet with end terminals | |
JPH0266865A (ja) | コネクタの製造方法 | |
US6652327B2 (en) | Terminal/pin block for multipin electronic plug | |
JPS58210603A (ja) | 可変抵抗器用基体を製造する方法 | |
JP3380464B2 (ja) | リードフレームおよびそれを用いた半導体装置ならびに半導体装置の製造方法 | |
JPS6333334Y2 (en, 2012) | ||
US3209336A (en) | Memory matrix assembly with separate, interconnecting arm members | |
JP3054231B2 (ja) | コイル装置 | |
JPS59123975U (ja) | ジヤンパ用線材 | |
JP2555052B2 (ja) | 電気接続箱の製造方法 | |
US3374306A (en) | Printed circuit board | |
JPS608603B2 (ja) | チツプ抵抗器の製造方法 | |
DE1514422C3 (de) | Verfahren zur Serienfertigung von Halbleiterbauelementen | |
JPS59121790A (ja) | コネクタの製作方法 | |
JP2570932Y2 (ja) | ディップコネクタ | |
DE68916230T2 (de) | Gegossene Leiterplatte. | |
JPH0241861Y2 (en, 2012) |