JPH0373951B2 - - Google Patents
Info
- Publication number
- JPH0373951B2 JPH0373951B2 JP59037871A JP3787184A JPH0373951B2 JP H0373951 B2 JPH0373951 B2 JP H0373951B2 JP 59037871 A JP59037871 A JP 59037871A JP 3787184 A JP3787184 A JP 3787184A JP H0373951 B2 JPH0373951 B2 JP H0373951B2
- Authority
- JP
- Japan
- Prior art keywords
- phase
- signal
- dec
- charge pump
- timing signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000004044 response Effects 0.000 claims description 11
- 230000001360 synchronised effect Effects 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 7
- 230000004907 flux Effects 0.000 description 7
- 230000010355 oscillation Effects 0.000 description 7
- 230000008859 change Effects 0.000 description 6
- 230000007423 decrease Effects 0.000 description 4
- 230000003111 delayed effect Effects 0.000 description 3
- 238000007599 discharging Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 1
- 230000001771 impaired effect Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59037871A JPS60182506A (ja) | 1984-02-29 | 1984-02-29 | 磁気記録装置における位相同期回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59037871A JPS60182506A (ja) | 1984-02-29 | 1984-02-29 | 磁気記録装置における位相同期回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60182506A JPS60182506A (ja) | 1985-09-18 |
| JPH0373951B2 true JPH0373951B2 (enExample) | 1991-11-25 |
Family
ID=12509593
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59037871A Granted JPS60182506A (ja) | 1984-02-29 | 1984-02-29 | 磁気記録装置における位相同期回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60182506A (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5529854A (en) * | 1984-09-12 | 1996-06-25 | Seiko Epson Corporation | Magneto-optic recording systems |
| US5100741A (en) * | 1984-09-12 | 1992-03-31 | Seiko Epson Corporation | Magneto-optic recording systems |
| JPS63196125U (enExample) * | 1987-05-30 | 1988-12-16 | ||
| US7535977B2 (en) * | 2004-09-30 | 2009-05-19 | Gct Semiconductor, Inc. | Sigma-delta based phase lock loop |
-
1984
- 1984-02-29 JP JP59037871A patent/JPS60182506A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60182506A (ja) | 1985-09-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5592110A (en) | Phase comparison circuit for maintaining a stable phase locked loop circuit in the absence of the pulse of an input signal | |
| US5592456A (en) | Information reproducing apparatus and method | |
| JPH11261412A (ja) | 位相比較回路 | |
| JP2581074B2 (ja) | デジタルpll回路 | |
| JPH0373951B2 (enExample) | ||
| US4390801A (en) | Circuit for reproducing a clock signal | |
| JPH0486082A (ja) | 時間軸補正装置 | |
| US4580100A (en) | Phase locked loop clock recovery circuit for data reproducing apparatus | |
| US4345219A (en) | Frequency agile hold-sample-hold phase detector | |
| KR860001258B1 (ko) | 클럭 재생회로 | |
| JPS6339209A (ja) | 同期回路 | |
| JPH0712146B2 (ja) | Vfo回路 | |
| JP2525138B2 (ja) | 書込み補償回路 | |
| JPH0653821A (ja) | ディジタルpll回路 | |
| JP2862596B2 (ja) | 位相同期回路およびデジタル信号処理装置 | |
| JP2813183B2 (ja) | 周波数位相同期回路 | |
| JP2636349B2 (ja) | 位相制御回路 | |
| JPH04343524A (ja) | Pll回路 | |
| JPS60132419A (ja) | 位相同期回路 | |
| JP2556542B2 (ja) | 同期回路 | |
| JPH0247653Y2 (enExample) | ||
| JPH0763148B2 (ja) | 位相同期回路 | |
| JP2754577B2 (ja) | クロツク再生回路 | |
| JPH02132682A (ja) | ディスク装置のデータ復調回路 | |
| JP3123612B2 (ja) | 時間軸補正装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |