JPH03717B2 - - Google Patents
Info
- Publication number
- JPH03717B2 JPH03717B2 JP57224654A JP22465482A JPH03717B2 JP H03717 B2 JPH03717 B2 JP H03717B2 JP 57224654 A JP57224654 A JP 57224654A JP 22465482 A JP22465482 A JP 22465482A JP H03717 B2 JPH03717 B2 JP H03717B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- mos
- data
- logic
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000000872 buffer Substances 0.000 claims description 55
- 239000004065 semiconductor Substances 0.000 claims description 16
- 230000015654 memory Effects 0.000 description 15
- 238000010586 diagram Methods 0.000 description 12
- 230000003321 amplification Effects 0.000 description 8
- 238000003199 nucleic acid amplification method Methods 0.000 description 8
- 230000003111 delayed effect Effects 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 3
- 101150079361 fet5 gene Proteins 0.000 description 3
- 101100119059 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) ERG25 gene Proteins 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 2
- 101100484930 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) VPS41 gene Proteins 0.000 description 1
- 230000006378 damage Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
- Semiconductor Memories (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57224654A JPS59113590A (ja) | 1982-12-21 | 1982-12-21 | 半導体集積回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57224654A JPS59113590A (ja) | 1982-12-21 | 1982-12-21 | 半導体集積回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59113590A JPS59113590A (ja) | 1984-06-30 |
JPH03717B2 true JPH03717B2 (enrdf_load_stackoverflow) | 1991-01-08 |
Family
ID=16817106
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57224654A Granted JPS59113590A (ja) | 1982-12-21 | 1982-12-21 | 半導体集積回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59113590A (enrdf_load_stackoverflow) |
-
1982
- 1982-12-21 JP JP57224654A patent/JPS59113590A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59113590A (ja) | 1984-06-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4985644A (en) | Output buffer semiconductor and method for controlling current flow in an output switching device | |
US5805505A (en) | Circuit and method for converting a pair of input signals into a level-limited output signal | |
EP0639000B1 (en) | Flip-flop type amplifier circuit | |
US6445226B2 (en) | Output circuit converting an internal power supply potential into an external supply potential in a semiconductor apparatus | |
JP2862744B2 (ja) | 半導体メモリ装置のデータ出力バッファ | |
KR100284985B1 (ko) | 인에이블제어회로를갖춘집적회로 | |
US5091886A (en) | Dual current data bus clamp circuit of semiconductor memory device | |
JPS5819794A (ja) | 半導体メモリ | |
EP0058051A2 (en) | Static type semiconductor memory device | |
US5260904A (en) | Data bus clamp circuit for a semiconductor memory device | |
KR940009245B1 (ko) | 다이내믹 ram의 판독회로 | |
EP0475118A2 (en) | Current mirror amplifier circuit and method of driving the same | |
JP2527050B2 (ja) | 半導体メモリ用センスアンプ回路 | |
JPS59181828A (ja) | 半導体素子の出力バツフア回路 | |
JPH03717B2 (enrdf_load_stackoverflow) | ||
JPH07153271A (ja) | 出力回路 | |
JPH0423359B2 (enrdf_load_stackoverflow) | ||
US5565802A (en) | Semiconductor device with differential amplifier operable at high speed | |
JPH02154393A (ja) | 半導体記憶回路 | |
JPH0680806B2 (ja) | スタテイツク型misメモリセル | |
JPH0551997B2 (enrdf_load_stackoverflow) | ||
JPH03718B2 (enrdf_load_stackoverflow) | ||
JP3315998B2 (ja) | 半導体記憶装置 | |
JP2634659B2 (ja) | 半導体記憶装置 | |
JPH07192473A (ja) | 半導体記憶装置 |