JPH0370409B2 - - Google Patents

Info

Publication number
JPH0370409B2
JPH0370409B2 JP57141510A JP14151082A JPH0370409B2 JP H0370409 B2 JPH0370409 B2 JP H0370409B2 JP 57141510 A JP57141510 A JP 57141510A JP 14151082 A JP14151082 A JP 14151082A JP H0370409 B2 JPH0370409 B2 JP H0370409B2
Authority
JP
Japan
Prior art keywords
signal
delay
circuit
output
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57141510A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5930317A (ja
Inventor
Seiichiro Iwase
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP57141510A priority Critical patent/JPS5930317A/ja
Publication of JPS5930317A publication Critical patent/JPS5930317A/ja
Publication of JPH0370409B2 publication Critical patent/JPH0370409B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Complex Calculations (AREA)
JP57141510A 1982-08-13 1982-08-13 デイジタル信号処理回路 Granted JPS5930317A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57141510A JPS5930317A (ja) 1982-08-13 1982-08-13 デイジタル信号処理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57141510A JPS5930317A (ja) 1982-08-13 1982-08-13 デイジタル信号処理回路

Publications (2)

Publication Number Publication Date
JPS5930317A JPS5930317A (ja) 1984-02-17
JPH0370409B2 true JPH0370409B2 (enrdf_load_stackoverflow) 1991-11-07

Family

ID=15293633

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57141510A Granted JPS5930317A (ja) 1982-08-13 1982-08-13 デイジタル信号処理回路

Country Status (1)

Country Link
JP (1) JPS5930317A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS5930317A (ja) 1984-02-17

Similar Documents

Publication Publication Date Title
JPH0370411B2 (enrdf_load_stackoverflow)
US3521042A (en) Simplified digital filter
US20030055852A1 (en) Reconfigurable arithmetic logic block array for FPGAs
WO1998022871A1 (en) Integrated pre-adder for a multiplier
CA1219955A (en) Digital multiplying circuit
JPH07273638A (ja) 複数広域入力機能のためのプログラム式専用ｆｐｇａ機能ブロックを備えたｆｐｇａアーキテクチャ
US6304133B1 (en) Moving average filter
US4192008A (en) Wave digital filter with multiplexed arithmetic hardware
US8463836B1 (en) Performing mathematical and logical operations in multiple sub-cycles
JPH0370409B2 (enrdf_load_stackoverflow)
US8620980B1 (en) Programmable device with specialized multiplier blocks
JPH0443309B2 (enrdf_load_stackoverflow)
KR0175373B1 (ko) 칩 면적을 줄인 시변 교차 필터
US7765249B1 (en) Use of hybrid interconnect/logic circuits for multiplication
JPH0370410B2 (enrdf_load_stackoverflow)
JP2884571B2 (ja) ディジタル信号処理回路
JPS6015769A (ja) デイジタル信号処理回路
CN116781041B (zh) 一种具有高资源利用率的多速率变换滤波器
SU1658143A1 (ru) "Одноразр дный дес тичный сумматор в коде "5421"
JP3123060B2 (ja) ディジタル演算回路
JP2617591B2 (ja) シリアル演算回路
RU2097828C1 (ru) Программируемый цифровой фильтр
KR0162320B1 (ko) 고집적 회로 구현에 적합한 고차 유한 충격 응답 필터 구조
JPH0624310B2 (ja) デイジタルフイルタ
JP2643165B2 (ja) 演算回路