JPH0361214B2 - - Google Patents

Info

Publication number
JPH0361214B2
JPH0361214B2 JP56216010A JP21601081A JPH0361214B2 JP H0361214 B2 JPH0361214 B2 JP H0361214B2 JP 56216010 A JP56216010 A JP 56216010A JP 21601081 A JP21601081 A JP 21601081A JP H0361214 B2 JPH0361214 B2 JP H0361214B2
Authority
JP
Japan
Prior art keywords
data
address
bus
storage
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56216010A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57172584A (en
Inventor
Ii Sutanrei Fuiritsupusu
Pii Buraun Richaado
Piitaasu Aasaa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HANEIUERU INFUOOMEISHON SHISUTEMUSU Inc
Original Assignee
HANEIUERU INFUOOMEISHON SHISUTEMUSU Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HANEIUERU INFUOOMEISHON SHISUTEMUSU Inc filed Critical HANEIUERU INFUOOMEISHON SHISUTEMUSU Inc
Publication of JPS57172584A publication Critical patent/JPS57172584A/ja
Publication of JPH0361214B2 publication Critical patent/JPH0361214B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
    • G06F12/0851—Cache with interleaved addressing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP56216010A 1980-12-31 1981-12-29 Cash-memory Granted JPS57172584A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/221,854 US4424561A (en) 1980-12-31 1980-12-31 Odd/even bank structure for a cache memory

Publications (2)

Publication Number Publication Date
JPS57172584A JPS57172584A (en) 1982-10-23
JPH0361214B2 true JPH0361214B2 (en, 2012) 1991-09-19

Family

ID=22829676

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56216010A Granted JPS57172584A (en) 1980-12-31 1981-12-29 Cash-memory

Country Status (5)

Country Link
US (1) US4424561A (en, 2012)
JP (1) JPS57172584A (en, 2012)
AU (1) AU554363B2 (en, 2012)
CA (1) CA1175580A (en, 2012)
DE (1) DE3177243D1 (en, 2012)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4488256A (en) * 1981-11-23 1984-12-11 Motorola, Inc. Memory management unit having means for detecting and preventing mapping conflicts
US4604500A (en) * 1981-12-02 1986-08-05 At&T Bell Laboratories Multiprocessing interrupt arrangement
US4493026A (en) * 1982-05-26 1985-01-08 International Business Machines Corporation Set associative sector cache
JPS5948879A (ja) * 1982-09-10 1984-03-21 Hitachi Ltd 記憶制御方式
US4926316A (en) * 1982-09-29 1990-05-15 Apple Computer, Inc. Memory management unit with overlapping control for accessing main memory of a digital computer
US4622634A (en) * 1983-03-18 1986-11-11 Irex Corporation Parallel processing of simultaneous ultrasound vectors
US4616341A (en) * 1983-06-30 1986-10-07 International Business Machines Corporation Directory memory system having simultaneous write and comparison data bypass capabilities
US4621320A (en) * 1983-10-24 1986-11-04 Sperry Corporation Multi-user read-ahead memory
US4646237A (en) * 1983-12-05 1987-02-24 Ncr Corporation Data handling system for handling data transfers between a cache memory and a main memory
US4736293A (en) * 1984-04-11 1988-04-05 American Telephone And Telegraph Company, At&T Bell Laboratories Interleaved set-associative memory
US4716545A (en) * 1985-03-19 1987-12-29 Wang Laboratories, Inc. Memory means with multiple word read and single word write
US4980845A (en) * 1985-08-23 1990-12-25 Snap-On Tools Corporation Digital engine analyzer
US4766535A (en) * 1985-12-20 1988-08-23 International Business Machines Corporation High-performance multiple port memory
US4727486A (en) * 1986-05-02 1988-02-23 Honeywell Information Systems Inc. Hardware demand fetch cycle system interface
KR950006590B1 (ko) * 1986-11-14 1995-06-19 가부시기가이샤 히다찌세이사꾸쇼 캐시 메모리를 갖는 마이크로 프로세서
JP2561261B2 (ja) * 1987-02-18 1996-12-04 株式会社日立製作所 バッファ記憶アクセス方法
US4918587A (en) * 1987-12-11 1990-04-17 Ncr Corporation Prefetch circuit for a computer memory subject to consecutive addressing
US5210843A (en) * 1988-03-25 1993-05-11 Northern Telecom Limited Pseudo set-associative memory caching arrangement
US5195182A (en) * 1989-04-03 1993-03-16 Eastman Kodak Company Frame buffer architecture for storing sequential data in alternating memory banks
US5091851A (en) * 1989-07-19 1992-02-25 Hewlett-Packard Company Fast multiple-word accesses from a multi-way set-associative cache memory
US5253354A (en) * 1990-08-31 1993-10-12 Advanced Micro Devices, Inc. Row address generator for defective DRAMS including an upper and lower memory device
JPH04306756A (ja) * 1991-04-03 1992-10-29 Mitsubishi Electric Corp データ転送システム
US5289584A (en) * 1991-06-21 1994-02-22 Compaq Computer Corp. Memory system with FIFO data input
JPH0689218A (ja) * 1992-09-08 1994-03-29 Hitachi Ltd 多重書きボリュームのバックアップ方式
JP3005402B2 (ja) * 1993-09-29 2000-01-31 三洋電機株式会社 Ｒｏｍの読出切換回路
US5627991A (en) * 1993-12-28 1997-05-06 Intel Corporation Cache memory having a multiplexor assembly for ordering output on a data chunk basis
JP3096576B2 (ja) * 1994-07-29 2000-10-10 三洋電機株式会社 メモリ制御回路とその回路を内蔵した集積回路素子
US6094711A (en) * 1997-06-17 2000-07-25 Sun Microsystems, Inc. Apparatus and method for reducing data bus pin count of an interface while substantially maintaining performance
US7013305B2 (en) 2001-10-01 2006-03-14 International Business Machines Corporation Managing the state of coupling facility structures, detecting by one or more systems coupled to the coupling facility, the suspended state of the duplexed command, detecting being independent of message exchange
US7293141B1 (en) * 2005-02-01 2007-11-06 Advanced Micro Devices, Inc. Cache word of interest latency organization
US9465755B2 (en) 2011-07-18 2016-10-11 Hewlett Packard Enterprise Development Lp Security parameter zeroization
US11119937B2 (en) 2019-07-31 2021-09-14 Seagate Technology Llc Multiplying data storage device read throughput

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4041461A (en) 1975-07-25 1977-08-09 International Business Machines Corporation Signal analyzer system
US4055851A (en) 1976-02-13 1977-10-25 Digital Equipment Corporation Memory module with means for generating a control signal that inhibits a subsequent overlapped memory cycle during a reading operation portion of a reading memory cycle
US4084234A (en) 1977-02-17 1978-04-11 Honeywell Information Systems Inc. Cache write capacity
JPS548937A (en) * 1977-06-22 1979-01-23 Nec Corp Buffer memory unit
US4195342A (en) 1977-12-22 1980-03-25 Honeywell Information Systems Inc. Multi-configurable cache store system
JPS5562580A (en) * 1978-10-31 1980-05-12 Fujitsu Ltd Buffer memory unit

Also Published As

Publication number Publication date
DE3177243D1 (de) 1991-04-25
CA1175580A (en) 1984-10-02
AU554363B2 (en) 1986-08-21
US4424561A (en) 1984-01-03
AU7913881A (en) 1982-07-22
JPS57172584A (en) 1982-10-23

Similar Documents

Publication Publication Date Title
JPH0361214B2 (en, 2012)
US4378591A (en) Memory management unit for developing multiple physical addresses in parallel for use in a cache memory
US4371928A (en) Interface for controlling information transfers between main data processing systems units and a central subsystem
US4323967A (en) Local bus interface for controlling information transfers between units in a central subsystem
US4524416A (en) Stack mechanism with the ability to dynamically alter the size of a stack in a data processing system
US5099417A (en) Data processing device with improved direct memory access
US4926317A (en) Hierarchical memory system with logical cache, physical cache, and address translation unit for generating a sequence of physical addresses
US4445172A (en) Data steering logic for the output of a cache memory having an odd/even bank structure
US4620275A (en) Computer system
EP0046781B1 (en) Cached multiprocessor system with pipeline timing
US4912636A (en) Data processing device with multiple on chip memory buses
US5179689A (en) Dataprocessing device with instruction cache
US4392201A (en) Diagnostic subsystem for a cache memory
CA1300280C (en) Central processor unit for digital data processing system including write buffer management mechanism
US5418970A (en) Parallel processing system with processor array with processing elements addressing associated memories using host supplied address value and base register content
US4363095A (en) Hit/miss logic for a cache memory
US4322846A (en) Self-evaluation system for determining the operational integrity of a data processing system
JPS624745B2 (en, 2012)
US5175841A (en) Data processing device with multiple on-chip memory buses
JPH01503011A (ja) キャッシュマネッジメントシステムを含むデジタルデータ処理システム用汎用プロセッサユニット
JPS604493B2 (ja) マイクロプログラム化データ処理システム
JPS6250856B2 (en, 2012)
US5983328A (en) Data processing device with time-multiplexed memory bus
US5907864A (en) Data processing device with time-multiplexed memory bus
WO2006027643A1 (en) A virtual address cache and method for sharing data stored in a virtual address cache