JPH035625B2 - - Google Patents

Info

Publication number
JPH035625B2
JPH035625B2 JP56046808A JP4680881A JPH035625B2 JP H035625 B2 JPH035625 B2 JP H035625B2 JP 56046808 A JP56046808 A JP 56046808A JP 4680881 A JP4680881 A JP 4680881A JP H035625 B2 JPH035625 B2 JP H035625B2
Authority
JP
Japan
Prior art keywords
page
main memory
processor
address
main
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56046808A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57162164A (en
Inventor
Masayuki Mizuma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56046808A priority Critical patent/JPS57162164A/ja
Publication of JPS57162164A publication Critical patent/JPS57162164A/ja
Publication of JPH035625B2 publication Critical patent/JPH035625B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP56046808A 1981-03-30 1981-03-30 Data transfer device Granted JPS57162164A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56046808A JPS57162164A (en) 1981-03-30 1981-03-30 Data transfer device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56046808A JPS57162164A (en) 1981-03-30 1981-03-30 Data transfer device

Publications (2)

Publication Number Publication Date
JPS57162164A JPS57162164A (en) 1982-10-05
JPH035625B2 true JPH035625B2 (enrdf_load_stackoverflow) 1991-01-28

Family

ID=12757624

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56046808A Granted JPS57162164A (en) 1981-03-30 1981-03-30 Data transfer device

Country Status (1)

Country Link
JP (1) JPS57162164A (enrdf_load_stackoverflow)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0630092B2 (ja) * 1987-06-12 1994-04-20 日本電気株式会社 マルチプロセッサシステムにおける仮想記憶管理方法
JPS63311467A (ja) * 1987-06-12 1988-12-20 Nec Corp マルチプロセッサシステムにおける仮想記憶管理方法
WO2004102401A1 (ja) * 2003-05-13 2004-11-25 Fujitsu Limited 入出力装置、計算機、計算機システム、入出力制御プログラム、ｏｓ、ページ管理プログラム、及びページ管理方法
JP5448496B2 (ja) * 2009-02-19 2014-03-19 キヤノン株式会社 情報処理装置及びその制御方法

Also Published As

Publication number Publication date
JPS57162164A (en) 1982-10-05

Similar Documents

Publication Publication Date Title
JP2662603B2 (ja) 無効要求を選別する方法及び装置
JP3102495B2 (ja) 仮想記憶管理方法
EP0497600B1 (en) Memory access method and apparatus
US6356983B1 (en) System and method providing cache coherency and atomic memory operations in a multiprocessor computer architecture
US5900017A (en) Snooping a variable number of cache addresses in a multiple processor system by a single snoop request
US7069394B2 (en) Dynamic data routing mechanism for a high speed memory cloner
US20040111565A1 (en) High speed memory cloner with extended cache coherency protocols and responses
KR0175983B1 (ko) 데이타 처리 시스템
EP0512685B1 (en) Quadrature bus protocol for carrying out transactions in a computer system
EP0480858A2 (en) Hardware primary directory lock
JP2746530B2 (ja) 共有メモリマルチプロセッサ
EP1224553B1 (en) Multi-processor system and method of accessing data therein
US6898677B2 (en) Dynamic software accessibility to a microprocessor system with a high speed memory cloner
JPH0277858A (ja) 複数のプロセッサを有する計算機システムの記憶制御装置
JPH035625B2 (enrdf_load_stackoverflow)
US6986011B2 (en) High speed memory cloner within a data processing system
US6915390B2 (en) High speed memory cloning facility via a coherently done mechanism
US5404549A (en) Method for efficient access of data stored in a nexus table using queue tag indexes in a table portion
JPS63253448A (ja) マルチ計算機装置
JP2823038B2 (ja) 論理ダイレクトメモリアクセス方式
JP2636760B2 (ja) マルチプロセッサシステム
JPH0750466B2 (ja) 並列計算機キャッシュ・メモリ制御方式
DE3882298T2 (de) Schaltung zur steuersignalerzeugung für eine arithmetische logische einheit in einem digitalverarbeitungsgerät.
JPS6113261B2 (enrdf_load_stackoverflow)
Dixon Page associative caches on Futurebus