JPS57162164A - Data transfer device - Google Patents

Data transfer device

Info

Publication number
JPS57162164A
JPS57162164A JP56046808A JP4680881A JPS57162164A JP S57162164 A JPS57162164 A JP S57162164A JP 56046808 A JP56046808 A JP 56046808A JP 4680881 A JP4680881 A JP 4680881A JP S57162164 A JPS57162164 A JP S57162164A
Authority
JP
Japan
Prior art keywords
page
data transfer
transfer device
base address
main storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56046808A
Other languages
English (en)
Japanese (ja)
Other versions
JPH035625B2 (enrdf_load_stackoverflow
Inventor
Masayuki Mizuma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56046808A priority Critical patent/JPS57162164A/ja
Publication of JPS57162164A publication Critical patent/JPS57162164A/ja
Publication of JPH035625B2 publication Critical patent/JPH035625B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP56046808A 1981-03-30 1981-03-30 Data transfer device Granted JPS57162164A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56046808A JPS57162164A (en) 1981-03-30 1981-03-30 Data transfer device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56046808A JPS57162164A (en) 1981-03-30 1981-03-30 Data transfer device

Publications (2)

Publication Number Publication Date
JPS57162164A true JPS57162164A (en) 1982-10-05
JPH035625B2 JPH035625B2 (enrdf_load_stackoverflow) 1991-01-28

Family

ID=12757624

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56046808A Granted JPS57162164A (en) 1981-03-30 1981-03-30 Data transfer device

Country Status (1)

Country Link
JP (1) JPS57162164A (enrdf_load_stackoverflow)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63311467A (ja) * 1987-06-12 1988-12-20 Nec Corp マルチプロセッサシステムにおける仮想記憶管理方法
JPS63311468A (ja) * 1987-06-12 1988-12-20 Nec Corp マルチプロセッサシステムにおける仮想記憶管理方法
WO2004102401A1 (ja) * 2003-05-13 2004-11-25 Fujitsu Limited 入出力装置、計算機、計算機システム、入出力制御プログラム、os、ページ管理プログラム、及びページ管理方法
JP2010191818A (ja) * 2009-02-19 2010-09-02 Canon Inc 情報処理装置及びその制御方法

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63311467A (ja) * 1987-06-12 1988-12-20 Nec Corp マルチプロセッサシステムにおける仮想記憶管理方法
JPS63311468A (ja) * 1987-06-12 1988-12-20 Nec Corp マルチプロセッサシステムにおける仮想記憶管理方法
WO2004102401A1 (ja) * 2003-05-13 2004-11-25 Fujitsu Limited 入出力装置、計算機、計算機システム、入出力制御プログラム、os、ページ管理プログラム、及びページ管理方法
US7430649B2 (en) 2003-05-13 2008-09-30 Fujitsu Limited Input/output device, computer, computer system, input/output control program, OS, page management program, and page management method
JP2010191818A (ja) * 2009-02-19 2010-09-02 Canon Inc 情報処理装置及びその制御方法

Also Published As

Publication number Publication date
JPH035625B2 (enrdf_load_stackoverflow) 1991-01-28

Similar Documents

Publication Publication Date Title
EP0111840A3 (en) Access control method for multiprocessor systems
EP0301354A3 (en) Cache consistency protocol for multiprocessor system
AU578772B2 (en) Data processor system and method
ES8303745A1 (es) Un dispositivo de unidad de datos para conexion a un equipo de interconexion de sistema en una instalacion de tratamien-miento de datos.
SE8405456L (sv) Mycket snabbt minnes- och minnesforvaltningssystem
JPS57105879A (en) Control system for storage device
CA1273123C (en) VECTOR ACCESS CONTROL SYSTEM
HK36994A (en) Apparatus for read handshake in high-speed asynchronous bus interface
JPS56123051A (en) Data transfer system in master slave system
JPS57162164A (en) Data transfer device
JPS57117059A (en) Multiprocessor system
DE3277424D1 (en) Coupler for processors
EP0164972A3 (en) Shared memory multiprocessor system
JPS56169281A (en) Data processor
JPS6478362A (en) One connection preparation of several data processors for central clock control multi-line system
JPS57105877A (en) Stack memory device
JPS54140841A (en) Memory control system of multiprocessor system
JPS5750039A (en) Computer system
JPS56137434A (en) Collection processing system of logging information for communication controller
JPS57114966A (en) Computer system
JPS6448163A (en) Multiprocessor system
JPS55118164A (en) Memory bank control system
JPS6476132A (en) Inter-storage unit page data transfer control system
JPS57211661A (en) Data transfer system for multiprocessor device
JPS5427745A (en) Addressing system of composite computer system