JPH0354899B2 - - Google Patents
Info
- Publication number
- JPH0354899B2 JPH0354899B2 JP59174004A JP17400484A JPH0354899B2 JP H0354899 B2 JPH0354899 B2 JP H0354899B2 JP 59174004 A JP59174004 A JP 59174004A JP 17400484 A JP17400484 A JP 17400484A JP H0354899 B2 JPH0354899 B2 JP H0354899B2
- Authority
- JP
- Japan
- Prior art keywords
- transistors
- potential
- inverter
- circuit
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 101100452676 Arabidopsis thaliana INVB gene Proteins 0.000 claims description 6
- 101150114988 invA gene Proteins 0.000 claims description 6
- 230000000630 rising effect Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 9
- 230000007423 decrease Effects 0.000 description 5
- 230000003111 delayed effect Effects 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Pulse Circuits (AREA)
- Logic Circuits (AREA)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59174004A JPS6153818A (ja) | 1984-08-23 | 1984-08-23 | 遅延回路 |
US06/767,574 US4700089A (en) | 1984-08-23 | 1985-08-20 | Delay circuit for gate-array LSI |
DE8585306004T DE3582640D1 (de) | 1984-08-23 | 1985-08-23 | Verzoegerungsschaltung fuer lsi-toranordnung. |
EP85306004A EP0175501B1 (fr) | 1984-08-23 | 1985-08-23 | Circuit de retard pour réseau de portes LSI |
KR8506104A KR890004465B1 (en) | 1984-08-23 | 1985-08-23 | Delay circuit for gate array |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59174004A JPS6153818A (ja) | 1984-08-23 | 1984-08-23 | 遅延回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6153818A JPS6153818A (ja) | 1986-03-17 |
JPH0354899B2 true JPH0354899B2 (fr) | 1991-08-21 |
Family
ID=15970962
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59174004A Granted JPS6153818A (ja) | 1984-08-23 | 1984-08-23 | 遅延回路 |
Country Status (2)
Country | Link |
---|---|
JP (1) | JPS6153818A (fr) |
KR (1) | KR890004465B1 (fr) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6382126A (ja) * | 1986-09-26 | 1988-04-12 | Sharp Corp | バスレベル保持回路 |
JPS63119318A (ja) * | 1986-11-07 | 1988-05-24 | Hitachi Ltd | 位相比較器 |
JP2685203B2 (ja) * | 1988-02-22 | 1997-12-03 | 富士通株式会社 | 遅延回路 |
JPH04150612A (ja) * | 1990-10-15 | 1992-05-25 | Mitsubishi Electric Corp | 半導体集積回路 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5834619A (ja) * | 1981-08-24 | 1983-03-01 | Hitachi Ltd | 波形整形回路 |
JPS5966218A (ja) * | 1982-10-08 | 1984-04-14 | Hitachi Micro Comput Eng Ltd | 遅延回路 |
-
1984
- 1984-08-23 JP JP59174004A patent/JPS6153818A/ja active Granted
-
1985
- 1985-08-23 KR KR8506104A patent/KR890004465B1/ko not_active IP Right Cessation
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5834619A (ja) * | 1981-08-24 | 1983-03-01 | Hitachi Ltd | 波形整形回路 |
JPS5966218A (ja) * | 1982-10-08 | 1984-04-14 | Hitachi Micro Comput Eng Ltd | 遅延回路 |
Also Published As
Publication number | Publication date |
---|---|
KR870002660A (ko) | 1987-04-06 |
JPS6153818A (ja) | 1986-03-17 |
KR890004465B1 (en) | 1989-11-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4700089A (en) | Delay circuit for gate-array LSI | |
EP0254212B1 (fr) | Circuit semi-conducteur MOS | |
US5828234A (en) | Pulsed reset single phase domino logic | |
US6949948B2 (en) | Digital logic devices with extremely skewed trip points and reset circuitry for rapidly propagating signal edges | |
US6486719B2 (en) | Flip-flop circuits having digital-to-time conversion latches therein | |
US6252425B1 (en) | Method and apparatus for an N-NARY logic circuit | |
US6373290B1 (en) | Clock-delayed pseudo-NMOS domino logic | |
JP2861910B2 (ja) | 出力回路 | |
JPH0354899B2 (fr) | ||
US4894564A (en) | Programmable logic array with reduced product term line voltage swing to speed operation | |
US6346841B2 (en) | Pulse generator | |
KR20000069742A (ko) | 처음과 마지막 스테이지에는 클록을 그리고 마지막 스테이지에는 래치를 구비한 단일-위상 도미노 시간 빌림 논리 | |
JPS62120117A (ja) | 遅延回路 | |
JP2608542B2 (ja) | 遅延回路 | |
JP2000059204A (ja) | ダイナミック型論理回路および半導体集積回路装置 | |
JPH07131335A (ja) | 多入力論理ゲート回路 | |
JP3031173B2 (ja) | 半導体集積回路装置 | |
JP4113172B2 (ja) | 電流切り替え型論理積回路 | |
JP2580805B2 (ja) | 半導体集積回路 | |
JPS60224356A (ja) | バス回路 | |
KR0120567B1 (ko) | 저전력 소모와 고속 동작을 위한 삼상 버퍼 회로 | |
JPS6282817A (ja) | 論理回路 | |
JPH0834418B2 (ja) | 遅延回路 | |
JPH0964283A (ja) | パストランジスタ論理回路 | |
JPH03231511A (ja) | 出力バッファ回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |