JPH0352237B2 - - Google Patents

Info

Publication number
JPH0352237B2
JPH0352237B2 JP57205053A JP20505382A JPH0352237B2 JP H0352237 B2 JPH0352237 B2 JP H0352237B2 JP 57205053 A JP57205053 A JP 57205053A JP 20505382 A JP20505382 A JP 20505382A JP H0352237 B2 JPH0352237 B2 JP H0352237B2
Authority
JP
Japan
Prior art keywords
lead
insulating layer
via hole
active metal
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57205053A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5994899A (ja
Inventor
Kazunari Sasaki
Shozo Takeno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP20505382A priority Critical patent/JPS5994899A/ja
Publication of JPS5994899A publication Critical patent/JPS5994899A/ja
Publication of JPH0352237B2 publication Critical patent/JPH0352237B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
JP20505382A 1982-11-22 1982-11-22 バイアホ−ル形成法 Granted JPS5994899A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20505382A JPS5994899A (ja) 1982-11-22 1982-11-22 バイアホ−ル形成法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20505382A JPS5994899A (ja) 1982-11-22 1982-11-22 バイアホ−ル形成法

Publications (2)

Publication Number Publication Date
JPS5994899A JPS5994899A (ja) 1984-05-31
JPH0352237B2 true JPH0352237B2 (fr) 1991-08-09

Family

ID=16500660

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20505382A Granted JPS5994899A (ja) 1982-11-22 1982-11-22 バイアホ−ル形成法

Country Status (1)

Country Link
JP (1) JPS5994899A (fr)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56111296A (en) * 1980-02-08 1981-09-02 Tokyo Shibaura Electric Co Method of forming multilayer wire

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56111296A (en) * 1980-02-08 1981-09-02 Tokyo Shibaura Electric Co Method of forming multilayer wire

Also Published As

Publication number Publication date
JPS5994899A (ja) 1984-05-31

Similar Documents

Publication Publication Date Title
US4048438A (en) Conductor patterned substrate providing stress release during direct attachment of integrated circuit chips
JPH0837376A (ja) 多層回路基板の製造方法
EP0450381B1 (fr) Structure d'interconnexion multi-couche
JPH053159B2 (fr)
US4964947A (en) Method of manufacturing double-sided wiring substrate
KR100771030B1 (ko) 범프가 부착된 배선회로기판 및 그 제조방법
US5626774A (en) Solder mask for manufacture of printed circuit boards
JP2688446B2 (ja) 多層配線基板およびその製造方法
TW201939631A (zh) 配線基板及其製造方法
JPH0352237B2 (fr)
JPS62263645A (ja) 電気的接点構造とその形成方法
JPH07307550A (ja) 電子部品の製造方法
JPS5850421B2 (ja) 薄膜回路
JPH05152764A (ja) 多層配線板の製造法
JPH06342796A (ja) 突起電極の形成方法
CN110739289B (zh) 基板结构及其制造方法
JP2825050B2 (ja) 多層配線基板
JP2004235554A (ja) プリント配線板および多層配線板並びにそれらの製造方法
JP2004095913A (ja) プリント配線基板及びその製造方法
JPH0438158B2 (fr)
JPS58213451A (ja) 多層配線の形成法
JPH0438157B2 (fr)
JPS62171194A (ja) マトリクス配線板
JPH0450760B2 (fr)
JPS59188127A (ja) 多層配線を有する電子回路装置とその製造法