JPH0352159B2 - - Google Patents
Info
- Publication number
- JPH0352159B2 JPH0352159B2 JP9640282A JP9640282A JPH0352159B2 JP H0352159 B2 JPH0352159 B2 JP H0352159B2 JP 9640282 A JP9640282 A JP 9640282A JP 9640282 A JP9640282 A JP 9640282A JP H0352159 B2 JPH0352159 B2 JP H0352159B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- input
- output
- control input
- circuits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9640282A JPS58212697A (ja) | 1982-06-04 | 1982-06-04 | 符号化回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9640282A JPS58212697A (ja) | 1982-06-04 | 1982-06-04 | 符号化回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58212697A JPS58212697A (ja) | 1983-12-10 |
JPH0352159B2 true JPH0352159B2 (enrdf_load_stackoverflow) | 1991-08-09 |
Family
ID=14163963
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9640282A Granted JPS58212697A (ja) | 1982-06-04 | 1982-06-04 | 符号化回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58212697A (enrdf_load_stackoverflow) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61104497A (ja) * | 1984-10-26 | 1986-05-22 | Nec Corp | 連想記憶装置 |
JPS61144798A (ja) * | 1984-12-18 | 1986-07-02 | Nec Corp | 連想記憶装置 |
JPH069118B2 (ja) * | 1984-12-19 | 1994-02-02 | 日本電気株式会社 | 連想記憶装置 |
-
1982
- 1982-06-04 JP JP9640282A patent/JPS58212697A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58212697A (ja) | 1983-12-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4710650A (en) | Dual domino CMOS logic circuit, including complementary vectorization and integration | |
EP0033346B1 (en) | Incrementer/decrementer circuit | |
KR100186342B1 (ko) | 병렬 가산기 | |
JPH08321183A (ja) | 半導体記憶装置のデータ入力回路 | |
JPH01216622A (ja) | 論理回路 | |
JPH0352159B2 (enrdf_load_stackoverflow) | ||
US4297591A (en) | Electronic counter for electrical digital pulses | |
US4739195A (en) | Mosfet circuit for exclusive control | |
JPH0247038B2 (enrdf_load_stackoverflow) | ||
US5994936A (en) | RS flip-flop with enable inputs | |
JPS62231333A (ja) | モジユロ2加算器 | |
US6300801B1 (en) | Or gate circuit and state machine using the same | |
US5373291A (en) | Decoder circuits | |
SU416868A1 (enrdf_load_stackoverflow) | ||
KR100236722B1 (ko) | n비트 제로 검출 회로 | |
USRE29234E (en) | FET logic gate circuits | |
SU446056A1 (ru) | Табличный сумматор-вычислитель в системе остаточных классов | |
KR940000267B1 (ko) | 직렬 비교기 집적회로 | |
KR0119785Y1 (ko) | 2의 보수발생회로 | |
JPS63122314A (ja) | 出力バツフア回路 | |
JPS61224623A (ja) | 相補型ゲ−ト回路 | |
JPS5963821A (ja) | トランジシヨンデイテクタ回路 | |
SU465655A1 (ru) | Многоустойчивый элемент пам ти со счетным входом | |
JPH02198222A (ja) | プログラマブルロジックアレイ | |
JPH05216818A (ja) | バス回路 |