JPH0350300B2 - - Google Patents
Info
- Publication number
- JPH0350300B2 JPH0350300B2 JP60173923A JP17392385A JPH0350300B2 JP H0350300 B2 JPH0350300 B2 JP H0350300B2 JP 60173923 A JP60173923 A JP 60173923A JP 17392385 A JP17392385 A JP 17392385A JP H0350300 B2 JPH0350300 B2 JP H0350300B2
- Authority
- JP
- Japan
- Prior art keywords
- packet data
- packet
- data
- address
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 claims description 88
- 239000000872 buffer Substances 0.000 claims description 59
- 230000006835 compression Effects 0.000 claims description 14
- 238000007906 compression Methods 0.000 claims description 14
- 230000004044 response Effects 0.000 claims description 4
- 238000001514 detection method Methods 0.000 description 69
- 230000005540 biological transmission Effects 0.000 description 18
- 238000010586 diagram Methods 0.000 description 12
- 230000006870 function Effects 0.000 description 2
- 230000000873 masking effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17392385A JPS6234253A (ja) | 1985-08-06 | 1985-08-06 | メモリアクセス制御装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17392385A JPS6234253A (ja) | 1985-08-06 | 1985-08-06 | メモリアクセス制御装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6234253A JPS6234253A (ja) | 1987-02-14 |
JPH0350300B2 true JPH0350300B2 (ko) | 1991-08-01 |
Family
ID=15969578
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17392385A Granted JPS6234253A (ja) | 1985-08-06 | 1985-08-06 | メモリアクセス制御装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6234253A (ko) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07114076B2 (ja) * | 1987-10-20 | 1995-12-06 | シャープ株式会社 | 半導体記憶装置 |
JP3108421B2 (ja) * | 1990-02-09 | 2000-11-13 | シャープ株式会社 | メモリアクセス装置 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6191740A (ja) * | 1984-10-12 | 1986-05-09 | Fujitsu Ltd | メモリ・アクセス制御方式 |
-
1985
- 1985-08-06 JP JP17392385A patent/JPS6234253A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6191740A (ja) * | 1984-10-12 | 1986-05-09 | Fujitsu Ltd | メモリ・アクセス制御方式 |
Also Published As
Publication number | Publication date |
---|---|
JPS6234253A (ja) | 1987-02-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4873666A (en) | Message FIFO buffer controller | |
US5088061A (en) | Routing independent circuit components | |
US6249480B1 (en) | Fully synchronous pipelined ram | |
US6018478A (en) | Random access memory with separate row and column designation circuits for reading and writing | |
US4873667A (en) | FIFO buffer controller | |
US4282572A (en) | Multiprocessor memory access system | |
US4374410A (en) | Data processing system | |
JPH03130983A (ja) | パイプラインシリアルメモリ及びそのパイプラインの方法 | |
JPS61267846A (ja) | メモリを有する集積回路装置 | |
US7076610B2 (en) | FIFO memory devices having multi-port cache memory arrays therein that support hidden EDC latency and bus matching and methods of operating same | |
US7093047B2 (en) | Integrated circuit memory devices having clock signal arbitration circuits therein and methods of performing clock signal arbitration | |
US5301292A (en) | Page mode comparator decode logic for variable size DRAM types and different interleave options | |
US4575796A (en) | Information processing unit | |
US5825204A (en) | Apparatus and method for a party check logic circuit in a dynamic random access memory | |
JPH0350300B2 (ko) | ||
US6510483B1 (en) | Circuit, architecture and method for reading an address counter and/or matching a bus width through one or more synchronous ports | |
WO1991007754A1 (en) | Read-while-write-memory | |
US5515506A (en) | Encoding and decoding of dual-ported RAM parity using one shared parity tree and within one clock cycle | |
JP3518705B2 (ja) | Fifoメモリ管理装置 | |
JP2568443B2 (ja) | データサイジング回路 | |
JPS58203696A (ja) | メモリ回路 | |
JPH02212952A (ja) | メモリアクセス制御方式 | |
US5479165A (en) | Two-dimensional coding apparatus | |
JPH0377545B2 (ko) | ||
JPH03100851A (ja) | 先入れ先出し記憶装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |