JPH0347615B2 - - Google Patents

Info

Publication number
JPH0347615B2
JPH0347615B2 JP56009077A JP907781A JPH0347615B2 JP H0347615 B2 JPH0347615 B2 JP H0347615B2 JP 56009077 A JP56009077 A JP 56009077A JP 907781 A JP907781 A JP 907781A JP H0347615 B2 JPH0347615 B2 JP H0347615B2
Authority
JP
Japan
Prior art keywords
clock
clock pulse
pulse
supply
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56009077A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57123748A (en
Inventor
Takashi Morita
Makoto Oonishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56009077A priority Critical patent/JPS57123748A/ja
Publication of JPS57123748A publication Critical patent/JPS57123748A/ja
Publication of JPH0347615B2 publication Critical patent/JPH0347615B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0079—Receiver details
    • H04L7/0083—Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP56009077A 1981-01-26 1981-01-26 Clock supply system Granted JPS57123748A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56009077A JPS57123748A (en) 1981-01-26 1981-01-26 Clock supply system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56009077A JPS57123748A (en) 1981-01-26 1981-01-26 Clock supply system

Publications (2)

Publication Number Publication Date
JPS57123748A JPS57123748A (en) 1982-08-02
JPH0347615B2 true JPH0347615B2 (cs) 1991-07-19

Family

ID=11710546

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56009077A Granted JPS57123748A (en) 1981-01-26 1981-01-26 Clock supply system

Country Status (1)

Country Link
JP (1) JPS57123748A (cs)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS636934A (ja) * 1986-06-26 1988-01-12 Nec Corp 網同期方式
JPH086854A (ja) * 1993-12-23 1996-01-12 Unisys Corp アウトボードファイルキャッシュ外部処理コンプレックス

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5028146A (cs) * 1973-07-19 1975-03-22

Also Published As

Publication number Publication date
JPS57123748A (en) 1982-08-02

Similar Documents

Publication Publication Date Title
US6204732B1 (en) Apparatus for clock signal distribution, with transparent switching capability between two clock distribution units
US6707828B1 (en) Synchronization of a network element in a synchronous digital communications network
JPH06102964A (ja) 情報処理システム
KR20040089624A (ko) 심리스 클록
CA2125450C (en) Method and apparatus for switching of duplexed clock system
JPH0347615B2 (cs)
JPH06104882A (ja) 網同期クロック供給装置
JPS6348928A (ja) 網同期用クロツク制御方式
JPH09261210A (ja) 同期伝送システムの同期クロック分配方式
KR100328757B1 (ko) 전송시스템의 클럭신호 전환에 의한 오류방지 장치
EP0800136B1 (en) Fault tolerant clock signal source for triplicated data processing system
JP4661509B2 (ja) 伝送装置
US6999546B2 (en) System and method for timing references for line interfaces
JP3034388B2 (ja) 位相同期発振器
KR100222406B1 (ko) 이중화 구조를 가지는 클럭 동기 장치 및 이중화 구현 방법
KR100328761B1 (ko) 광통신 시스템의 시스템 클럭 유니트 스위칭 장치
US7468991B2 (en) Methods and devices for synchronizing the timing of logic cards in a packet switching system without data loss
KR100343929B1 (ko) 기준 클럭 감시 장치
JPH0267820A (ja) 標準周波数クロック発生装置
JPS63228821A (ja) 位相同期ル−プの保護回路
JPH04291819A (ja) 位相同期ループ回路及び基準信号選択回路
JP3160904B2 (ja) 位相同期発振回路装置
KR920005924B1 (ko) 교환기 노드간의 클럭동기회로
JPH0457536A (ja) クロック供給方式
JP2005252587A (ja) クロック整形器およびクロック整形器を用いた電子機器