JPH0346328A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPH0346328A
JPH0346328A JP18310089A JP18310089A JPH0346328A JP H0346328 A JPH0346328 A JP H0346328A JP 18310089 A JP18310089 A JP 18310089A JP 18310089 A JP18310089 A JP 18310089A JP H0346328 A JPH0346328 A JP H0346328A
Authority
JP
Japan
Prior art keywords
resist
nitride film
locos
etched
oxide film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP18310089A
Other languages
Japanese (ja)
Inventor
Toru Shimizu
亨 清水
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Instruments Inc
Original Assignee
Seiko Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Instruments Inc filed Critical Seiko Instruments Inc
Priority to JP18310089A priority Critical patent/JPH0346328A/en
Publication of JPH0346328A publication Critical patent/JPH0346328A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To prevent a difference in level from being produced between a field region and an active region by a method wherein a resist, an oxide film and a nitride film are etched, under a dry etching condition having no selectivity, until nitrogen cannot be detected. CONSTITUTION:A LOCOS oxide film 1 is formed in a part which is not covered with a LOCOS nitride film 2; a resist 4 is coated in such a way that a surface shape becomes flat. The resist 4, the LOCOS oxide film 1 and the LOCOS nitride film 2 are etched under a dry etching condition having no selectivity until nitrogen cannot be detected. By such a treatment, they are etched while keeping the flat surface shape as coated with the resist; since a layer containing nitrogen does not exist other than the LOCOS nitride film, this etching operation can be finished when the LOCOS nitride film has been etched completely. Thereby, a part between a field region and an active region can be flattened.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、LOCOS工程を使用する半導体装置の製造
方法に関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method of manufacturing a semiconductor device using a LOCOS process.

〔発明の概要〕[Summary of the invention]

本発明は、LOCOS工程において生じるフィールド領
域とアクティブ領域間の段着を、レジストを塗布し、レ
ジストおよび酸化膜および窒化膜を選択性のないエツチ
ングで平坦化するようにしたものである。
In the present invention, a resist is applied to the step between the field region and the active region that occurs in the LOCOS process, and the resist, oxide film, and nitride film are planarized by non-selective etching.

〔従来の技術〕[Conventional technology]

第2図は従来の半導体装置の製造方法の工程順断面図で
ある。第2図+alにおいて、■、○COS窒化膜2に
覆われていない部分にLOCO3酸化膜1が形成され、
LOCO3窒化膜2をリン酸によりリムーブすることに
より、第2図(blになる。
FIG. 2 is a step-by-step sectional view of a conventional method for manufacturing a semiconductor device. In FIG. 2+al, the LOCO3 oxide film 1 is formed in the part not covered by the COS nitride film 2,
By removing the LOCO3 nitride film 2 with phosphoric acid, it becomes as shown in FIG. 2 (bl).

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

従来の技術では、フィールド領域とアクティブ領域の間
に断差が生じるため、この断差上に形成される配線およ
び堆積膜の形状に悪影響を与えるという問題点があった
In the conventional technology, there is a problem that a difference occurs between the field region and the active region, which adversely affects the shape of the wiring and deposited film formed on this difference.

〔課題を解決するための手段〕[Means to solve the problem]

本発明はこれらの問題点を解決するために、Lacos
酸化後、レジストをコートし、レジストおよび酸化膜お
よび窒化膜を選択性のないドライエツチング条件で、窒
素が検出できなくなるまでエツチングするようにした。
In order to solve these problems, the present invention
After oxidation, a resist was coated, and the resist, oxide film, and nitride film were etched under non-selective dry etching conditions until nitrogen could no longer be detected.

〔作用〕[Effect]

上記のように処理すると、レジストをコートした時の平
坦な表面形状を保ちながら、レジストおよびLOCOS
酸化膜およびLOCOS窒化膜がエツチングされ、LO
COS窒化膜以外に窒素を含む層がないため、LOCO
S窒化膜が完全にエツチングされるところでエツチング
を終了させることができるのである。
When processed as described above, the resist and LOCOS are coated while maintaining the flat surface shape when coated with resist.
The oxide and LOCOS nitride are etched and the LO
Since there is no layer containing nitrogen other than the COS nitride film, LOCO
Etching can be terminated when the S nitride film is completely etched.

〔実施例〕〔Example〕

次に本発明の実施例について図面を参照して説明する。 Next, embodiments of the present invention will be described with reference to the drawings.

第1図(a)〜fclは本発明の半導体装置の製造方法
の工程順断面図である。第1図fatにおいて、LOC
O3窒化膜2に覆われていない部分にLOCO3酸化膜
lが形成され、第2図山)において、レジスト4を表面
形状が平坦になるようにコートする。レジスト4、およ
びLOCO3酸化膜1およびLOCO8窒化膜2を選択
性のないドライエツチング条件で、窒素が検出できなく
なるまでエツチングすることにより、第1図(C)にな
る。
FIGS. 1(a) to 1fcl are cross-sectional views in the order of steps of the method for manufacturing a semiconductor device according to the present invention. In Figure 1 fat, LOC
A LOCO3 oxide film 1 is formed on a portion not covered with the O3 nitride film 2, and is coated with a resist 4 so that the surface shape becomes flat in the area shown in FIG. The resist 4, LOCO3 oxide film 1, and LOCO8 nitride film 2 are etched under non-selective dry etching conditions until nitrogen can no longer be detected, resulting in the result shown in FIG. 1(C).

〔発明の効果〕 本発明によれば、フィールド領域とアクティブ領域の間
で平坦化されるので、この上に形成される配線および堆
積膜の加工が簡単にでき、半導体装置の性能も向上させ
ることができる。
[Effects of the Invention] According to the present invention, since the area between the field region and the active region is flattened, the wiring and deposited film formed thereon can be easily processed, and the performance of the semiconductor device can also be improved. I can do it.

【図面の簡単な説明】[Brief explanation of drawings]

第1図ta+〜(C)は本発明の半導体装置の製造方法
の工程順断面図であり、第2図(al、 cb)は従来
の半導体装置の製造方法の工程順断面図である。 l・・・LOCO3酸化膜 2・・・Ll)CO3窒化膜 3・・・基板 4・・・レジスト 以上
FIGS. 1(a) to 1(c) are step-by-step cross-sectional views of a method for manufacturing a semiconductor device according to the present invention, and FIGS. 2(a-1, c) are step-by-step cross-sectional views of a conventional method for manufacturing a semiconductor device. l...LOCO3 oxide film 2...Ll) CO3 nitride film 3...Substrate 4...Resist or higher

Claims (1)

【特許請求の範囲】[Claims] LOCOS酸化後、レジストをコートする工程と、前記
レジストおよびLOCOS酸化膜およびLOCOS窒化
膜を選択性のないエッチング条件で、前記窒化膜中の窒
素が検出されなくなるまでエッチングする工程とからな
る半導体装置の製造方法。
After LOCOS oxidation, a process of coating a resist, and a process of etching the resist, a LOCOS oxide film, and a LOCOS nitride film under non-selective etching conditions until nitrogen in the nitride film is no longer detected. Production method.
JP18310089A 1989-07-14 1989-07-14 Manufacture of semiconductor device Pending JPH0346328A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18310089A JPH0346328A (en) 1989-07-14 1989-07-14 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18310089A JPH0346328A (en) 1989-07-14 1989-07-14 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPH0346328A true JPH0346328A (en) 1991-02-27

Family

ID=16129769

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18310089A Pending JPH0346328A (en) 1989-07-14 1989-07-14 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPH0346328A (en)

Similar Documents

Publication Publication Date Title
JPS6376330A (en) Manufacture of semiconductor device
JPH0346328A (en) Manufacture of semiconductor device
JPH02113548A (en) Semiconductor device
JPS5893270A (en) Manufacture of semiconductor device
JPS6387741A (en) Manufacture of semiconductor device
JPS63307743A (en) Manufacture of semiconductor device
JPS5893353A (en) Manufacture of semiconductor device
JPH01119028A (en) Manufacture of semiconductor device
JPS6340367A (en) Manufacture of semiconductor device
JPH0194623A (en) Manufacture of semiconductor device with multilayer interconnection
JPH01108726A (en) Manufacture of semiconductor device
JPS58192338A (en) Semiconductor device and its manufacture
JPH03274720A (en) Formation of semiconductor device
JPH01244636A (en) Manufacture of semiconductor device
JPH01206645A (en) Manufacture of semiconductor device
JPH01223749A (en) Manufacture of semiconductor device
JPS6184033A (en) Semiconductor device and manufacture thereof
JPS5815249A (en) Forming method for contacting hole
JPS6386451A (en) Semiconductor device
JPS60121741A (en) Formation of bump electrode
JPH0443663A (en) Semiconductor device and its manufacture
JPS61102751A (en) Manufacture of semiconductor device
JPS62140432A (en) Manufacture of semiconductor device
JPH05217996A (en) Forming method of mesa type semiconductor element
JPS63257249A (en) Manufacture of semiconductor device