JPH0345300U - - Google Patents

Info

Publication number
JPH0345300U
JPH0345300U JP10639489U JP10639489U JPH0345300U JP H0345300 U JPH0345300 U JP H0345300U JP 10639489 U JP10639489 U JP 10639489U JP 10639489 U JP10639489 U JP 10639489U JP H0345300 U JPH0345300 U JP H0345300U
Authority
JP
Japan
Prior art keywords
clock
circuit
gate
transfer circuit
shift register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP10639489U
Other languages
English (en)
Japanese (ja)
Other versions
JPH0749680Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1989106394U priority Critical patent/JPH0749680Y2/ja
Publication of JPH0345300U publication Critical patent/JPH0345300U/ja
Application granted granted Critical
Publication of JPH0749680Y2 publication Critical patent/JPH0749680Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Shift Register Type Memory (AREA)
  • Pulse Circuits (AREA)
JP1989106394U 1989-09-11 1989-09-11 シフトレジスタの駆動回路 Expired - Lifetime JPH0749680Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1989106394U JPH0749680Y2 (ja) 1989-09-11 1989-09-11 シフトレジスタの駆動回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1989106394U JPH0749680Y2 (ja) 1989-09-11 1989-09-11 シフトレジスタの駆動回路

Publications (2)

Publication Number Publication Date
JPH0345300U true JPH0345300U (en:Method) 1991-04-25
JPH0749680Y2 JPH0749680Y2 (ja) 1995-11-13

Family

ID=31655124

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1989106394U Expired - Lifetime JPH0749680Y2 (ja) 1989-09-11 1989-09-11 シフトレジスタの駆動回路

Country Status (1)

Country Link
JP (1) JPH0749680Y2 (en:Method)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6399399U (en:Method) * 1986-12-18 1988-06-28

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6399399U (en:Method) * 1986-12-18 1988-06-28

Also Published As

Publication number Publication date
JPH0749680Y2 (ja) 1995-11-13

Similar Documents

Publication Publication Date Title
JPH02141135U (en:Method)
JPS6347014B2 (en:Method)
JPH0528289A (ja) レジスタ制御回路
JPH0345300U (en:Method)
JPS6179318A (ja) フリツプフロツプ回路
JPH0349698U (en:Method)
JPH0193928A (ja) ダイナミック方式プログラマブルロジックアレイ
JPH11150458A (ja) 半導体装置
JP2565144B2 (ja) 直並列変換器
JPS62126717A (ja) 直並列変換回路
JPH02105396A (ja) シフトレジスタ
JPH0731628Y2 (ja) パルス発生回路
JPS60109102U (ja) デジタル制御回路
JPH0226827U (en:Method)
JPS642247B2 (en:Method)
JPH01260528A (ja) 状態遷移装置
JPS586435U (ja) 多重位相発生回路
JPS61160556U (en:Method)
JPS62161399U (en:Method)
JPH02103926U (en:Method)
JPS62139133U (en:Method)
JPS63169713U (en:Method)
JPH01172730U (en:Method)
JPH1022792A (ja) マスタースレーブ型フリップフロップ回路
JPS6313195A (ja) 高速メモリ装置

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term