JPH0334862B2 - - Google Patents
Info
- Publication number
- JPH0334862B2 JPH0334862B2 JP60081092A JP8109285A JPH0334862B2 JP H0334862 B2 JPH0334862 B2 JP H0334862B2 JP 60081092 A JP60081092 A JP 60081092A JP 8109285 A JP8109285 A JP 8109285A JP H0334862 B2 JPH0334862 B2 JP H0334862B2
- Authority
- JP
- Japan
- Prior art keywords
- clad
- alloy
- sealing plate
- plate
- brazing material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/15165—Monolayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Ceramic Products (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60081092A JPS61239648A (ja) | 1985-04-16 | 1985-04-16 | 半導体パッケ−ジ用窓枠状ろう材付封着板 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60081092A JPS61239648A (ja) | 1985-04-16 | 1985-04-16 | 半導体パッケ−ジ用窓枠状ろう材付封着板 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61239648A JPS61239648A (ja) | 1986-10-24 |
| JPH0334862B2 true JPH0334862B2 (enExample) | 1991-05-24 |
Family
ID=13736743
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60081092A Granted JPS61239648A (ja) | 1985-04-16 | 1985-04-16 | 半導体パッケ−ジ用窓枠状ろう材付封着板 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61239648A (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0746705B2 (ja) * | 1985-08-02 | 1995-05-17 | 富士通株式会社 | 半導体装置 |
| JPH0744024Y2 (ja) * | 1987-03-31 | 1995-10-09 | 三菱マテリアル株式会社 | 半導体セラミック・パッケージ用窓枠状ろう材付き封着板 |
-
1985
- 1985-04-16 JP JP60081092A patent/JPS61239648A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61239648A (ja) | 1986-10-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4418857A (en) | High melting point process for Au:Sn:80:20 brazing alloy for chip carriers | |
| US4632806A (en) | Copper alloy having high resistance to oxidation for use in leads on semiconductor devices | |
| EP0194475A2 (en) | Semiconductor die attach system | |
| US20040023487A1 (en) | Electronic component package and method of manufacturing same | |
| US4634638A (en) | High melting point copper-gold-tin brazing alloy for chip carriers | |
| CN102017107B (zh) | 接合结构以及电子器件 | |
| EP0067993A1 (en) | Die attachment exhibiting enhanced quality and reliability | |
| US4465223A (en) | Process for brazing | |
| JPH0334862B2 (enExample) | ||
| US4504849A (en) | Semiconductor devices and a solder for use in such devices | |
| US4563541A (en) | Package providing high heat dissipation, in particular for microelectronics | |
| CA1201211A (en) | Hermetically sealed semiconductor casing | |
| JP2731277B2 (ja) | ダイボンディング用半田 | |
| EP0055368A1 (en) | Process for brazing | |
| JPS6149450A (ja) | 半導体用リ−ドフレ−ム | |
| JPH0570252A (ja) | ろう接用合金 | |
| EP0178481A2 (en) | Hermetically sealed semiconductor package | |
| JP2000068396A (ja) | ハーメチックシール用カバー | |
| JPS61242048A (ja) | 半導体パツケ−ジ用窓枠状ろう材付封着板 | |
| JPS61242049A (ja) | 半導体パツケ−ジ用窓枠状ろう材付封着板の製造法 | |
| JPS62141747A (ja) | 半導体リ−ドフレ−ム | |
| JPS6244817B2 (enExample) | ||
| JP2003094194A (ja) | はんだ材及び電子部品における部材の固定方法 | |
| JP5025471B2 (ja) | 電子部品パッケージ、その製造方法及び電子部品パッケージ用蓋材 | |
| JPH02248372A (ja) | ろう材の濡れ性が異なる部材の接合方法、該接合体および該接合用ろう材 |