JPH0334240U - - Google Patents

Info

Publication number
JPH0334240U
JPH0334240U JP1989095585U JP9558589U JPH0334240U JP H0334240 U JPH0334240 U JP H0334240U JP 1989095585 U JP1989095585 U JP 1989095585U JP 9558589 U JP9558589 U JP 9558589U JP H0334240 U JPH0334240 U JP H0334240U
Authority
JP
Japan
Prior art keywords
lead
board
board wiring
solder
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1989095585U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1989095585U priority Critical patent/JPH0334240U/ja
Publication of JPH0334240U publication Critical patent/JPH0334240U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Lead Frames For Integrated Circuits (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の第1の実施例の断面図、第2
図a,bは第1図の基板の平面図及び底面図、第
3図は本考案の第2の実施例の断面図、第4図は
従来の半導体装置の一例の断面図である。 1……半導体チツプ、2……バンプ、3……基
板、4,14,24a……リード部、5……封止
樹脂、7……接合部、8……スルーホール、9…
…基板配線、10……ハンダ部、11……突起、
12……挿入孔、15……絶縁性又は導電性樹脂
、24b……アイランド部、25……導電性ワイ
ヤ。
FIG. 1 is a sectional view of the first embodiment of the present invention;
Figures a and b are a plan view and a bottom view of the substrate in Figure 1, Figure 3 is a sectional view of a second embodiment of the present invention, and Figure 4 is a sectional view of an example of a conventional semiconductor device. DESCRIPTION OF SYMBOLS 1... Semiconductor chip, 2... Bump, 3... Substrate, 4, 14, 24a... Lead part, 5... Sealing resin, 7... Joint part, 8... Through hole, 9...
... Board wiring, 10 ... Solder part, 11 ... Protrusion,
12... Insertion hole, 15... Insulating or conductive resin, 24b... Island portion, 25... Conductive wire.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] リードフレームのリード部と、一面に該リード
部と接合するはんだ部と他面にスルーホールを介
して前記はんだ部と接続する基板配線と該基板配
線に接続する接合部とを備えた基板と、該基板の
前記接合部に接合するバンプが形成された半導体
チツプとを有することを特徴とする半導体装置。
A board comprising a lead part of a lead frame, a solder part joined to the lead part on one side, a board wiring connected to the solder part via a through hole, and a joint part connected to the board wiring, on the other side; A semiconductor device comprising: a semiconductor chip on which a bump is formed to be bonded to the bonding portion of the substrate.
JP1989095585U 1989-08-14 1989-08-14 Pending JPH0334240U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1989095585U JPH0334240U (en) 1989-08-14 1989-08-14

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1989095585U JPH0334240U (en) 1989-08-14 1989-08-14

Publications (1)

Publication Number Publication Date
JPH0334240U true JPH0334240U (en) 1991-04-04

Family

ID=31644843

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1989095585U Pending JPH0334240U (en) 1989-08-14 1989-08-14

Country Status (1)

Country Link
JP (1) JPH0334240U (en)

Similar Documents

Publication Publication Date Title
JPS5827935U (en) Hybrid integrated circuit device
JPH0334240U (en)
JPS6413144U (en)
JPS6338328U (en)
JPS6153934U (en)
JPH0310670Y2 (en)
JPS63187330U (en)
JPH0252339U (en)
JPH01125544U (en)
JPS60144252U (en) semiconductor equipment
JPS6413145U (en)
JPH0183347U (en)
JPH0173936U (en)
JPH0392038U (en)
JPS59112954U (en) Insulator-encapsulated semiconductor device
JPS62126841U (en)
JPH0343738U (en)
JPH0367430U (en)
JPH0165148U (en)
JPS6232556U (en)
JPH0336478U (en)
JPH02101544U (en)
JPH03116032U (en)
JPS63147831U (en)
JPS6310571U (en)